DescriptionCHROMIUM: ARM: tegra: Add pll_d table entries for 252MHz
This rate is required for correct generation of 640x480 HDMI video;
see subsequent patches.
Note: I tested the entry with 12MHz input. The other entries are untested,
but appear logically correct. However, I'm not familiar enough with PLLs
to know if they perhaps exceed the PLL VCO frequency, nor whether the
cpcon values are strictly correct.
Signed-off-by: Stephen Warren <swarren@nvidia.com>
BUG=
TEST=
Patch Set 1 #
Messages
Total messages: 2 (0 generated)
|