Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(662)

Issue 2816743003: [turbofan] Add alignment parameter to StackSlot operator (Closed)

Created:
3 years, 8 months ago by ivica.bogosavljevic
Modified:
3 years, 7 months ago
CC:
v8-mips-ports_googlegroups.com, v8-reviews_googlegroups.com
Target Ref:
refs/heads/master
Project:
v8
Visibility:
Public.

Description

[turbofan] Add alignment parameter to StackSlot operator If alignment parameter is set, the memory returned by the StackSlot operator will be aligned according to the parameter. The implementation goes like this. If alignment parameter is set we allocate a bit more memory than actually needed and so we can move the beginning of the StackSlot in order to have it aligned. BUG= Review-Url: https://codereview.chromium.org/2816743003 Cr-Commit-Position: refs/heads/master@{#45197} Committed: https://chromium.googlesource.com/v8/v8/+/d8bfdb7a998adadc56aa5705a5998e75ceae7675

Patch Set 1 #

Patch Set 2 : Upload missing file #

Total comments: 4

Patch Set 3 : Move VisitStackSlot to architecture specific instruction-selector. #

Patch Set 4 : Rebase to master #

Patch Set 5 : Add MIPS64 implementation. Add regression tests #

Total comments: 2

Patch Set 6 : Rebase master #

Patch Set 7 : Small fixes in test #

Unified diffs Side-by-side diffs Delta from patch set Stats (+251 lines, -43 lines) Patch
M src/compiler/arm/instruction-selector-arm.cc View 1 2 3 4 5 1 chunk +8 lines, -0 lines 0 comments Download
M src/compiler/arm64/instruction-selector-arm64.cc View 1 2 3 1 chunk +9 lines, -0 lines 0 comments Download
M src/compiler/frame.h View 1 2 1 chunk +11 lines, -2 lines 0 comments Download
M src/compiler/ia32/instruction-selector-ia32.cc View 1 2 1 chunk +8 lines, -0 lines 0 comments Download
M src/compiler/instruction-selector.cc View 1 2 3 4 5 1 chunk +0 lines, -8 lines 0 comments Download
M src/compiler/machine-operator.h View 1 2 3 4 5 2 chunks +25 lines, -3 lines 0 comments Download
M src/compiler/machine-operator.cc View 1 2 3 4 5 4 chunks +47 lines, -24 lines 0 comments Download
M src/compiler/mips/code-generator-mips.cc View 1 2 3 4 5 1 chunk +29 lines, -2 lines 0 comments Download
M src/compiler/mips/instruction-selector-mips.cc View 1 2 3 4 5 1 chunk +10 lines, -0 lines 0 comments Download
M src/compiler/mips64/code-generator-mips64.cc View 1 2 3 4 5 1 chunk +29 lines, -2 lines 0 comments Download
M src/compiler/mips64/instruction-selector-mips64.cc View 1 2 3 4 5 1 chunk +11 lines, -0 lines 0 comments Download
M src/compiler/ppc/instruction-selector-ppc.cc View 1 2 1 chunk +8 lines, -0 lines 0 comments Download
M src/compiler/raw-machine-assembler.h View 1 2 3 4 1 chunk +2 lines, -2 lines 0 comments Download
M src/compiler/s390/instruction-selector-s390.cc View 1 2 1 chunk +9 lines, -0 lines 0 comments Download
M src/compiler/x64/instruction-selector-x64.cc View 1 2 3 4 5 1 chunk +9 lines, -0 lines 0 comments Download
M src/compiler/x87/instruction-selector-x87.cc View 1 2 1 chunk +8 lines, -0 lines 0 comments Download
M test/cctest/compiler/test-run-machops.cc View 1 2 3 4 5 6 1 chunk +28 lines, -0 lines 0 comments Download

Messages

Total messages: 31 (20 generated)
ivica.bogosavljevic
PTAL. There is a reference implementation for MIPS32. If architecture does not align stack slot ...
3 years, 8 months ago (2017-04-13 13:52:01 UTC) #3
ivica.bogosavljevic
3 years, 8 months ago (2017-04-13 13:54:37 UTC) #4
ivica.bogosavljevic
PTAL
3 years, 8 months ago (2017-04-18 07:37:40 UTC) #7
ahaas
Could you add tests for this CL, e.g. to cctest/test-run-machops.cc? It is also not clear ...
3 years, 8 months ago (2017-04-24 11:43:54 UTC) #13
ivica.bogosavljevic
https://codereview.chromium.org/2816743003/diff/20001/src/compiler/frame.h File src/compiler/frame.h (right): https://codereview.chromium.org/2816743003/diff/20001/src/compiler/frame.h#newcode114 src/compiler/frame.h:114: int AllocateSpillSlot(int width, int alignement = 0) { On ...
3 years, 7 months ago (2017-04-27 13:56:57 UTC) #14
ivica.bogosavljevic
Added MIPS64 implementation, added regression tests. PTAL
3 years, 7 months ago (2017-05-04 08:22:30 UTC) #17
ahaas
lgtm with nits. Benedikt, can you take a look as an owner of the compiler ...
3 years, 7 months ago (2017-05-08 08:58:37 UTC) #19
Benedikt Meurer
LGTM (rubber-stamped)
3 years, 7 months ago (2017-05-08 09:03:24 UTC) #20
commit-bot: I haz the power
CQ is trying da patch. Follow status at: https://chromium-cq-status.appspot.com/v2/patch-status/codereview.chromium.org/2816743003/120001
3 years, 7 months ago (2017-05-09 14:23:54 UTC) #27
commit-bot: I haz the power
Committed patchset #7 (id:120001) as https://chromium.googlesource.com/v8/v8/+/d8bfdb7a998adadc56aa5705a5998e75ceae7675
3 years, 7 months ago (2017-05-09 14:25:45 UTC) #30
Michael Achenbach
3 years, 7 months ago (2017-05-09 16:13:34 UTC) #31
Message was sent while issue was closed.
A revert of this CL (patchset #7 id:120001) has been created in
https://codereview.chromium.org/2867403002/ by machenbach@chromium.org.

The reason for reverting is: Seems to break cfi:
https://build.chromium.org/p/client.v8/builders/V8%20Linux64%20-%20cfi/builds....

Powered by Google App Engine
This is Rietveld 408576698