Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(6)

Unified Diff: tests_lit/assembler/arm32/lsl.ll

Issue 1881623002: Subzero. ARM32. Vector shifts. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Pre-review pass. Created 4 years, 8 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
Index: tests_lit/assembler/arm32/lsl.ll
diff --git a/tests_lit/assembler/arm32/lsl.ll b/tests_lit/assembler/arm32/lsl.ll
index a8cd21d45ff36fd470631fcce08160e3f53431f7..dbb2ca9b297730587db9bfe2a809dff217cf2c17 100644
--- a/tests_lit/assembler/arm32/lsl.ll
+++ b/tests_lit/assembler/arm32/lsl.ll
@@ -73,11 +73,12 @@ entry:
%shl = shl <4 x i32> %a, %b
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; DIS: 28: e1a00110
+; ASM: vshl.u32 q0, q0, q1
+; DIS: 20: f3220440
+; IASM: .byte 0x40
Karl 2016/04/13 16:17:37 Same here.
John 2016/04/15 13:20:57 Done.
+; IASM-NEXT: .byte 0x4
+; IASM-NEXT: .byte 0x22
+; IASM-NEXT: .byte 0xf3
ret <4 x i32> %shl
}
@@ -89,14 +90,12 @@ entry:
%v = shl <8 x i16> %a, %b
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
+; ASM: vshl.u16 q0, q0, q1
+; DIS: 30: f3120440
+; IASM: .byte 0x40
Karl 2016/04/13 16:17:37 Same here.
John 2016/04/15 13:20:57 Done.
+; IASM-NEXT: .byte 0x4
+; IASM-NEXT: .byte 0x12
+; IASM-NEXT: .byte 0xf3
ret <8 x i16> %v
}
@@ -108,22 +107,12 @@ entry:
%v = shl <16 x i8> %a, %b
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
-; ASM: lsl r0, r0, r1
+; ASM: vshl.u8 q0, q0, q1
+; DIS: 40: f3020440
+; IASM: .byte 0x40
Karl 2016/04/13 16:17:37 Same here.
John 2016/04/15 13:20:57 Done.
+; IASM-NEXT: .byte 0x4
+; IASM-NEXT: .byte 0x2
+; IASM-NEXT: .byte 0xf3
ret <16 x i8> %v
}

Powered by Google App Engine
This is Rietveld 408576698