Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(13)

Unified Diff: tests_lit/llvm2ice_tests/select-opt.ll

Issue 914263005: Subzero: switch from llvm-objdump to objdump for lit tests (for LLVM merge) (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: fix some line wrap Created 5 years, 10 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « tests_lit/llvm2ice_tests/sdiv.ll ('k') | tests_lit/llvm2ice_tests/shift.ll » ('j') | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: tests_lit/llvm2ice_tests/select-opt.ll
diff --git a/tests_lit/llvm2ice_tests/select-opt.ll b/tests_lit/llvm2ice_tests/select-opt.ll
index 511078ef7ac9519e6490768deb055404a9f7bbd2..d7843795e128fcf3007bcddd380e00ac819533fb 100644
--- a/tests_lit/llvm2ice_tests/select-opt.ll
+++ b/tests_lit/llvm2ice_tests/select-opt.ll
@@ -3,12 +3,10 @@
; regardless of the optimization level, so there are no special OPTM1
; match lines.
-; RUN: %p2i -i %s --args -O2 --verbose none \
-; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \
-; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s
-; RUN: %p2i -i %s --args -Om1 --verbose none \
-; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \
-; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s
+; RUN: %p2i -i %s --assemble --disassemble --args -O2 --verbose none \
+; RUN: | FileCheck %s
+; RUN: %p2i -i %s --assemble --disassemble --args -Om1 --verbose none \
+; RUN: | FileCheck %s
define void @testSelect(i32 %a, i32 %b) {
entry:
@@ -21,21 +19,15 @@ entry:
ret void
}
-define void @useInt(i32 %x) {
-entry:
- call void @useIntHelper(i32 %x)
- ret void
-}
-
-declare void @useIntHelper(i32)
+declare void @useInt(i32 %x)
; CHECK-LABEL: testSelect
; CHECK: cmp
; CHECK: cmp
-; CHECK: call useInt
+; CHECK: call {{.*}} R_{{.*}} useInt
; CHECK: cmp
; CHECK: cmp
-; CHECK: call useInt
+; CHECK: call {{.*}} R_{{.*}} useInt
; CHECK: ret
; Check for valid addressing mode in the cmp instruction when the
@@ -46,7 +38,7 @@ entry:
ret i32 %cond
}
; CHECK-LABEL: testSelectImm32
-; CHECK-NOT: cmp {{[0-9]+}},
+; CHECK-NOT: cmp 0x{{[0-9a-f]+}},
; Check for valid addressing mode in the cmp instruction when the
; operand is an immediate. There is a different x86-32 lowering
@@ -57,4 +49,4 @@ entry:
ret i64 %cond
}
; CHECK-LABEL: testSelectImm64
-; CHECK-NOT: cmp {{[0-9]+}},
+; CHECK-NOT: cmp 0x{{[0-9a-f]+}},
« no previous file with comments | « tests_lit/llvm2ice_tests/sdiv.ll ('k') | tests_lit/llvm2ice_tests/shift.ll » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698