Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(77)

Unified Diff: tests_lit/llvm2ice_tests/sdiv.ll

Issue 914263005: Subzero: switch from llvm-objdump to objdump for lit tests (for LLVM merge) (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: fix some line wrap Created 5 years, 10 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « tests_lit/llvm2ice_tests/returns_twice_no_coalesce.ll ('k') | tests_lit/llvm2ice_tests/select-opt.ll » ('j') | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: tests_lit/llvm2ice_tests/sdiv.ll
diff --git a/tests_lit/llvm2ice_tests/sdiv.ll b/tests_lit/llvm2ice_tests/sdiv.ll
index 4429f776fb6f19a986472010771cbb7bce336174..91d900832314b03776e994535f5824e5f7c79c8d 100644
--- a/tests_lit/llvm2ice_tests/sdiv.ll
+++ b/tests_lit/llvm2ice_tests/sdiv.ll
@@ -1,12 +1,10 @@
; This checks the correctness of the lowering code for the small
; integer variants of sdiv and srem.
-; RUN: %p2i -i %s --args -O2 --verbose none \
-; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \
-; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s
-; RUN: %p2i -i %s --args -Om1 --verbose none \
-; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \
-; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s
+; RUN: %p2i -i %s --assemble --disassemble --args -O2 --verbose none \
+; RUN: | FileCheck %s
+; RUN: %p2i -i %s --assemble --disassemble --args -Om1 --verbose none \
+; RUN: | FileCheck %s
define i32 @sdiv_i8(i32 %a.i32, i32 %b.i32) {
entry:
@@ -15,7 +13,7 @@ entry:
%res = sdiv i8 %a, %b
%res.i32 = zext i8 %res to i32
ret i32 %res.i32
-; CHECK-LABEL: sdiv_i8:
+; CHECK-LABEL: sdiv_i8
; CHECK: cbw
; CHECK: idiv
}
@@ -27,7 +25,7 @@ entry:
%res = sdiv i16 %a, %b
%res.i32 = zext i16 %res to i32
ret i32 %res.i32
-; CHECK-LABEL: sdiv_i16:
+; CHECK-LABEL: sdiv_i16
; CHECK: cwd
; CHECK: idiv
}
@@ -36,7 +34,7 @@ define i32 @sdiv_i32(i32 %a, i32 %b) {
entry:
%res = sdiv i32 %a, %b
ret i32 %res
-; CHECK-LABEL: sdiv_i32:
+; CHECK-LABEL: sdiv_i32
; CHECK: cdq
; CHECK: idiv
}
@@ -48,7 +46,7 @@ entry:
%res = srem i8 %a, %b
%res.i32 = zext i8 %res to i32
ret i32 %res.i32
-; CHECK-LABEL: srem_i8:
+; CHECK-LABEL: srem_i8
; CHECK: cbw
; CHECK: idiv
}
@@ -60,7 +58,7 @@ entry:
%res = srem i16 %a, %b
%res.i32 = zext i16 %res to i32
ret i32 %res.i32
-; CHECK-LABEL: srem_i16:
+; CHECK-LABEL: srem_i16
; CHECK: cwd
; CHECK: idiv
}
@@ -69,7 +67,7 @@ define i32 @srem_i32(i32 %a, i32 %b) {
entry:
%res = srem i32 %a, %b
ret i32 %res
-; CHECK-LABEL: srem_i32:
+; CHECK-LABEL: srem_i32
; CHECK: cdq
; CHECK: idiv
}
« no previous file with comments | « tests_lit/llvm2ice_tests/returns_twice_no_coalesce.ll ('k') | tests_lit/llvm2ice_tests/select-opt.ll » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698