Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(29)

Issues Search
    My Issues | Starred     Open | Closed | All

Unified Diff: tests_lit/reader_tests/select.ll

Issue 561823002: Fix symbol table handling in functions. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Fix issues in patch set 2 raised by Jim. Created 6 years, 3 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « tests_lit/reader_tests/insertextract.ll ('k') | no next file » | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: tests_lit/reader_tests/select.ll
diff --git a/tests_lit/reader_tests/select.ll b/tests_lit/reader_tests/select.ll
index f687486c6d774056972686e8210386630db028e8..954c80e6d4fc124959292a5abc6ba7b220933198 100644
--- a/tests_lit/reader_tests/select.ll
+++ b/tests_lit/reader_tests/select.ll
@@ -1,11 +1,13 @@
; Tests if we can read select instructions.
-; RUN: llvm-as < %s | pnacl-freeze \
+; RUN: llvm-as < %s | pnacl-freeze -allow-local-symbol-tables \
; RUN: | %llvm2ice -notranslate -verbose=inst -build-on-read \
; RUN: -allow-pnacl-reader-error-recovery \
+; RUN: -allow-local-symbol-tables \
; RUN: | FileCheck %s
define void @Seli1(i32 %p) {
+entry:
%vc = trunc i32 %p to i1
%vt = trunc i32 %p to i1
%ve = trunc i32 %p to i1
@@ -13,16 +15,17 @@ define void @Seli1(i32 %p) {
ret void
}
-; CHECK: define void @Seli1(i32 %__0) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__1 = trunc i32 %__0 to i1
-; CHECK-NEXT: %__2 = trunc i32 %__0 to i1
-; CHECK-NEXT: %__3 = trunc i32 %__0 to i1
-; CHECK-NEXT: %__4 = select i1 %__1, i1 %__2, i1 %__3
+; CHECK: define void @Seli1(i32 %p) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %vc = trunc i32 %p to i1
+; CHECK-NEXT: %vt = trunc i32 %p to i1
+; CHECK-NEXT: %ve = trunc i32 %p to i1
+; CHECK-NEXT: %r = select i1 %vc, i1 %vt, i1 %ve
; CHECK-NEXT: ret void
; CHECK-NEXT: }
define void @Seli8(i32 %p) {
+entry:
%vc = trunc i32 %p to i1
%vt = trunc i32 %p to i8
%ve = trunc i32 %p to i8
@@ -30,16 +33,17 @@ define void @Seli8(i32 %p) {
ret void
}
-; CHECK-NEXT: define void @Seli8(i32 %__0) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__1 = trunc i32 %__0 to i1
-; CHECK-NEXT: %__2 = trunc i32 %__0 to i8
-; CHECK-NEXT: %__3 = trunc i32 %__0 to i8
-; CHECK-NEXT: %__4 = select i1 %__1, i8 %__2, i8 %__3
+; CHECK-NEXT: define void @Seli8(i32 %p) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %vc = trunc i32 %p to i1
+; CHECK-NEXT: %vt = trunc i32 %p to i8
+; CHECK-NEXT: %ve = trunc i32 %p to i8
+; CHECK-NEXT: %r = select i1 %vc, i8 %vt, i8 %ve
; CHECK-NEXT: ret void
; CHECK-NEXT: }
define void @Seli16(i32 %p) {
+entry:
%vc = trunc i32 %p to i1
%vt = trunc i32 %p to i16
%ve = trunc i32 %p to i16
@@ -47,231 +51,249 @@ define void @Seli16(i32 %p) {
ret void
}
-; CHECK-NEXT: define void @Seli16(i32 %__0) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__1 = trunc i32 %__0 to i1
-; CHECK-NEXT: %__2 = trunc i32 %__0 to i16
-; CHECK-NEXT: %__3 = trunc i32 %__0 to i16
-; CHECK-NEXT: %__4 = select i1 %__1, i16 %__2, i16 %__3
+; CHECK-NEXT: define void @Seli16(i32 %p) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %vc = trunc i32 %p to i1
+; CHECK-NEXT: %vt = trunc i32 %p to i16
+; CHECK-NEXT: %ve = trunc i32 %p to i16
+; CHECK-NEXT: %r = select i1 %vc, i16 %vt, i16 %ve
; CHECK-NEXT: ret void
; CHECK-NEXT: }
define i32 @Seli32(i32 %pc, i32 %pt, i32 %pe) {
+entry:
%vc = trunc i32 %pc to i1
%r = select i1 %vc, i32 %pt, i32 %pe
ret i32 %r
}
-; CHECK-NEXT: define i32 @Seli32(i32 %__0, i32 %__1, i32 %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = trunc i32 %__0 to i1
-; CHECK-NEXT: %__4 = select i1 %__3, i32 %__1, i32 %__2
-; CHECK-NEXT: ret i32 %__4
+; CHECK-NEXT: define i32 @Seli32(i32 %pc, i32 %pt, i32 %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %vc = trunc i32 %pc to i1
+; CHECK-NEXT: %r = select i1 %vc, i32 %pt, i32 %pe
+; CHECK-NEXT: ret i32 %r
; CHECK-NEXT: }
define i64 @Seli64(i64 %pc, i64 %pt, i64 %pe) {
+entry:
%vc = trunc i64 %pc to i1
%r = select i1 %vc, i64 %pt, i64 %pe
ret i64 %r
}
-; CHECK-NEXT: define i64 @Seli64(i64 %__0, i64 %__1, i64 %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = trunc i64 %__0 to i1
-; CHECK-NEXT: %__4 = select i1 %__3, i64 %__1, i64 %__2
-; CHECK-NEXT: ret i64 %__4
+; CHECK-NEXT: define i64 @Seli64(i64 %pc, i64 %pt, i64 %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %vc = trunc i64 %pc to i1
+; CHECK-NEXT: %r = select i1 %vc, i64 %pt, i64 %pe
+; CHECK-NEXT: ret i64 %r
; CHECK-NEXT: }
define float @SelFloat(i32 %pc, float %pt, float %pe) {
+entry:
%vc = trunc i32 %pc to i1
%r = select i1 %vc, float %pt, float %pe
ret float %r
}
-; CHECK-NEXT: define float @SelFloat(i32 %__0, float %__1, float %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = trunc i32 %__0 to i1
-; CHECK-NEXT: %__4 = select i1 %__3, float %__1, float %__2
-; CHECK-NEXT: ret float %__4
+; CHECK-NEXT: define float @SelFloat(i32 %pc, float %pt, float %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %vc = trunc i32 %pc to i1
+; CHECK-NEXT: %r = select i1 %vc, float %pt, float %pe
+; CHECK-NEXT: ret float %r
; CHECK-NEXT: }
define double @SelDouble(i32 %pc, double %pt, double %pe) {
+entry:
%vc = trunc i32 %pc to i1
%r = select i1 %vc, double %pt, double %pe
ret double %r
}
-; CHECK-NEXT: define double @SelDouble(i32 %__0, double %__1, double %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = trunc i32 %__0 to i1
-; CHECK-NEXT: %__4 = select i1 %__3, double %__1, double %__2
-; CHECK-NEXT: ret double %__4
+; CHECK-NEXT: define double @SelDouble(i32 %pc, double %pt, double %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %vc = trunc i32 %pc to i1
+; CHECK-NEXT: %r = select i1 %vc, double %pt, double %pe
+; CHECK-NEXT: ret double %r
; CHECK-NEXT: }
define <16 x i1> @SelV16x1(i32 %pc, <16 x i1> %pt, <16 x i1> %pe) {
+entry:
%vc = trunc i32 %pc to i1
%r = select i1 %vc, <16 x i1> %pt, <16 x i1> %pe
ret <16 x i1> %r
}
-; CHECK-NEXT: define <16 x i1> @SelV16x1(i32 %__0, <16 x i1> %__1, <16 x i1> %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = trunc i32 %__0 to i1
-; CHECK-NEXT: %__4 = select i1 %__3, <16 x i1> %__1, <16 x i1> %__2
-; CHECK-NEXT: ret <16 x i1> %__4
+; CHECK-NEXT: define <16 x i1> @SelV16x1(i32 %pc, <16 x i1> %pt, <16 x i1> %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %vc = trunc i32 %pc to i1
+; CHECK-NEXT: %r = select i1 %vc, <16 x i1> %pt, <16 x i1> %pe
+; CHECK-NEXT: ret <16 x i1> %r
; CHECK-NEXT: }
define <8 x i1> @SelV8x1(i32 %pc, <8 x i1> %pt, <8 x i1> %pe) {
+entry:
%vc = trunc i32 %pc to i1
%r = select i1 %vc, <8 x i1> %pt, <8 x i1> %pe
ret <8 x i1> %r
}
-; CHECK-NEXT: define <8 x i1> @SelV8x1(i32 %__0, <8 x i1> %__1, <8 x i1> %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = trunc i32 %__0 to i1
-; CHECK-NEXT: %__4 = select i1 %__3, <8 x i1> %__1, <8 x i1> %__2
-; CHECK-NEXT: ret <8 x i1> %__4
+; CHECK-NEXT: define <8 x i1> @SelV8x1(i32 %pc, <8 x i1> %pt, <8 x i1> %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %vc = trunc i32 %pc to i1
+; CHECK-NEXT: %r = select i1 %vc, <8 x i1> %pt, <8 x i1> %pe
+; CHECK-NEXT: ret <8 x i1> %r
; CHECK-NEXT: }
define <4 x i1> @SelV4x1(i32 %pc, <4 x i1> %pt, <4 x i1> %pe) {
+entry:
%vc = trunc i32 %pc to i1
%r = select i1 %vc, <4 x i1> %pt, <4 x i1> %pe
ret <4 x i1> %r
}
-; CHECK-NEXT: define <4 x i1> @SelV4x1(i32 %__0, <4 x i1> %__1, <4 x i1> %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = trunc i32 %__0 to i1
-; CHECK-NEXT: %__4 = select i1 %__3, <4 x i1> %__1, <4 x i1> %__2
-; CHECK-NEXT: ret <4 x i1> %__4
+; CHECK-NEXT: define <4 x i1> @SelV4x1(i32 %pc, <4 x i1> %pt, <4 x i1> %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %vc = trunc i32 %pc to i1
+; CHECK-NEXT: %r = select i1 %vc, <4 x i1> %pt, <4 x i1> %pe
+; CHECK-NEXT: ret <4 x i1> %r
; CHECK-NEXT: }
define <16 x i8> @SelV16x8(i32 %pc, <16 x i8> %pt, <16 x i8> %pe) {
+entry:
%vc = trunc i32 %pc to i1
%r = select i1 %vc, <16 x i8> %pt, <16 x i8> %pe
ret <16 x i8> %r
}
-; CHECK-NEXT: define <16 x i8> @SelV16x8(i32 %__0, <16 x i8> %__1, <16 x i8> %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = trunc i32 %__0 to i1
-; CHECK-NEXT: %__4 = select i1 %__3, <16 x i8> %__1, <16 x i8> %__2
-; CHECK-NEXT: ret <16 x i8> %__4
+; CHECK-NEXT: define <16 x i8> @SelV16x8(i32 %pc, <16 x i8> %pt, <16 x i8> %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %vc = trunc i32 %pc to i1
+; CHECK-NEXT: %r = select i1 %vc, <16 x i8> %pt, <16 x i8> %pe
+; CHECK-NEXT: ret <16 x i8> %r
; CHECK-NEXT: }
define <8 x i16> @SelV8x16(i32 %pc, <8 x i16> %pt, <8 x i16> %pe) {
+entry:
%vc = trunc i32 %pc to i1
%r = select i1 %vc, <8 x i16> %pt, <8 x i16> %pe
ret <8 x i16> %r
}
-; CHECK-NEXT: define <8 x i16> @SelV8x16(i32 %__0, <8 x i16> %__1, <8 x i16> %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = trunc i32 %__0 to i1
-; CHECK-NEXT: %__4 = select i1 %__3, <8 x i16> %__1, <8 x i16> %__2
-; CHECK-NEXT: ret <8 x i16> %__4
+; CHECK-NEXT: define <8 x i16> @SelV8x16(i32 %pc, <8 x i16> %pt, <8 x i16> %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %vc = trunc i32 %pc to i1
+; CHECK-NEXT: %r = select i1 %vc, <8 x i16> %pt, <8 x i16> %pe
+; CHECK-NEXT: ret <8 x i16> %r
; CHECK-NEXT: }
define <4 x i32> @SelV4x32(i32 %pc, <4 x i32> %pt, <4 x i32> %pe) {
+entry:
%vc = trunc i32 %pc to i1
%r = select i1 %vc, <4 x i32> %pt, <4 x i32> %pe
ret <4 x i32> %r
}
-; CHECK-NEXT: define <4 x i32> @SelV4x32(i32 %__0, <4 x i32> %__1, <4 x i32> %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = trunc i32 %__0 to i1
-; CHECK-NEXT: %__4 = select i1 %__3, <4 x i32> %__1, <4 x i32> %__2
-; CHECK-NEXT: ret <4 x i32> %__4
+; CHECK-NEXT: define <4 x i32> @SelV4x32(i32 %pc, <4 x i32> %pt, <4 x i32> %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %vc = trunc i32 %pc to i1
+; CHECK-NEXT: %r = select i1 %vc, <4 x i32> %pt, <4 x i32> %pe
+; CHECK-NEXT: ret <4 x i32> %r
; CHECK-NEXT: }
define <4 x float> @SelV4xfloat(i32 %pc, <4 x float> %pt, <4 x float> %pe) {
+entry:
%vc = trunc i32 %pc to i1
%r = select i1 %vc, <4 x float> %pt, <4 x float> %pe
ret <4 x float> %r
}
-; CHECK-NEXT: define <4 x float> @SelV4xfloat(i32 %__0, <4 x float> %__1, <4 x float> %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = trunc i32 %__0 to i1
-; CHECK-NEXT: %__4 = select i1 %__3, <4 x float> %__1, <4 x float> %__2
-; CHECK-NEXT: ret <4 x float> %__4
+; CHECK-NEXT: define <4 x float> @SelV4xfloat(i32 %pc, <4 x float> %pt, <4 x float> %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %vc = trunc i32 %pc to i1
+; CHECK-NEXT: %r = select i1 %vc, <4 x float> %pt, <4 x float> %pe
+; CHECK-NEXT: ret <4 x float> %r
; CHECK-NEXT: }
define <16 x i1> @SelV16x1Vcond(<16 x i1> %pc, <16 x i1> %pt, <16 x i1> %pe) {
+entry:
%r = select <16 x i1> %pc, <16 x i1> %pt, <16 x i1> %pe
ret <16 x i1> %r
}
-; CHECK-NEXT: define <16 x i1> @SelV16x1Vcond(<16 x i1> %__0, <16 x i1> %__1, <16 x i1> %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = select <16 x i1> %__0, <16 x i1> %__1, <16 x i1> %__2
-; CHECK-NEXT: ret <16 x i1> %__3
+; CHECK-NEXT: define <16 x i1> @SelV16x1Vcond(<16 x i1> %pc, <16 x i1> %pt, <16 x i1> %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %r = select <16 x i1> %pc, <16 x i1> %pt, <16 x i1> %pe
+; CHECK-NEXT: ret <16 x i1> %r
; CHECK-NEXT: }
define <8 x i1> @SelV8x1Vcond(<8 x i1> %pc, <8 x i1> %pt, <8 x i1> %pe) {
+entry:
%r = select <8 x i1> %pc, <8 x i1> %pt, <8 x i1> %pe
ret <8 x i1> %r
}
-; CHECK-NEXT: define <8 x i1> @SelV8x1Vcond(<8 x i1> %__0, <8 x i1> %__1, <8 x i1> %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = select <8 x i1> %__0, <8 x i1> %__1, <8 x i1> %__2
-; CHECK-NEXT: ret <8 x i1> %__3
+; CHECK-NEXT: define <8 x i1> @SelV8x1Vcond(<8 x i1> %pc, <8 x i1> %pt, <8 x i1> %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %r = select <8 x i1> %pc, <8 x i1> %pt, <8 x i1> %pe
+; CHECK-NEXT: ret <8 x i1> %r
; CHECK-NEXT: }
define <4 x i1> @SelV4x1Vcond(<4 x i1> %pc, <4 x i1> %pt, <4 x i1> %pe) {
+entry:
%r = select <4 x i1> %pc, <4 x i1> %pt, <4 x i1> %pe
ret <4 x i1> %r
}
-; CHECK-NEXT: define <4 x i1> @SelV4x1Vcond(<4 x i1> %__0, <4 x i1> %__1, <4 x i1> %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = select <4 x i1> %__0, <4 x i1> %__1, <4 x i1> %__2
-; CHECK-NEXT: ret <4 x i1> %__3
+; CHECK-NEXT: define <4 x i1> @SelV4x1Vcond(<4 x i1> %pc, <4 x i1> %pt, <4 x i1> %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %r = select <4 x i1> %pc, <4 x i1> %pt, <4 x i1> %pe
+; CHECK-NEXT: ret <4 x i1> %r
; CHECK-NEXT: }
define <16 x i8> @SelV16x8Vcond(<16 x i1> %pc, <16 x i8> %pt, <16 x i8> %pe) {
+entry:
%r = select <16 x i1> %pc, <16 x i8> %pt, <16 x i8> %pe
ret <16 x i8> %r
}
-; CHECK-NEXT: define <16 x i8> @SelV16x8Vcond(<16 x i1> %__0, <16 x i8> %__1, <16 x i8> %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = select <16 x i1> %__0, <16 x i8> %__1, <16 x i8> %__2
-; CHECK-NEXT: ret <16 x i8> %__3
+; CHECK-NEXT: define <16 x i8> @SelV16x8Vcond(<16 x i1> %pc, <16 x i8> %pt, <16 x i8> %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %r = select <16 x i1> %pc, <16 x i8> %pt, <16 x i8> %pe
+; CHECK-NEXT: ret <16 x i8> %r
; CHECK-NEXT: }
define <8 x i16> @SelV8x16Vcond(<8 x i1> %pc, <8 x i16> %pt, <8 x i16> %pe) {
+entry:
%r = select <8 x i1> %pc, <8 x i16> %pt, <8 x i16> %pe
ret <8 x i16> %r
}
-; CHECK-NEXT: define <8 x i16> @SelV8x16Vcond(<8 x i1> %__0, <8 x i16> %__1, <8 x i16> %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = select <8 x i1> %__0, <8 x i16> %__1, <8 x i16> %__2
-; CHECK-NEXT: ret <8 x i16> %__3
+; CHECK-NEXT: define <8 x i16> @SelV8x16Vcond(<8 x i1> %pc, <8 x i16> %pt, <8 x i16> %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %r = select <8 x i1> %pc, <8 x i16> %pt, <8 x i16> %pe
+; CHECK-NEXT: ret <8 x i16> %r
; CHECK-NEXT: }
define <4 x i32> @SelV4x32Vcond(<4 x i1> %pc, <4 x i32> %pt, <4 x i32> %pe) {
+entry:
%r = select <4 x i1> %pc, <4 x i32> %pt, <4 x i32> %pe
ret <4 x i32> %r
}
-; CHECK-NEXT: define <4 x i32> @SelV4x32Vcond(<4 x i1> %__0, <4 x i32> %__1, <4 x i32> %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = select <4 x i1> %__0, <4 x i32> %__1, <4 x i32> %__2
-; CHECK-NEXT: ret <4 x i32> %__3
+; CHECK-NEXT: define <4 x i32> @SelV4x32Vcond(<4 x i1> %pc, <4 x i32> %pt, <4 x i32> %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %r = select <4 x i1> %pc, <4 x i32> %pt, <4 x i32> %pe
+; CHECK-NEXT: ret <4 x i32> %r
; CHECK-NEXT: }
define <4 x float> @SelV4xfloatVcond(<4 x i1> %pc, <4 x float> %pt, <4 x float> %pe) {
+entry:
%r = select <4 x i1> %pc, <4 x float> %pt, <4 x float> %pe
ret <4 x float> %r
}
-; CHECK-NEXT: define <4 x float> @SelV4xfloatVcond(<4 x i1> %__0, <4 x float> %__1, <4 x float> %__2) {
-; CHECK-NEXT: __0:
-; CHECK-NEXT: %__3 = select <4 x i1> %__0, <4 x float> %__1, <4 x float> %__2
-; CHECK-NEXT: ret <4 x float> %__3
+; CHECK-NEXT: define <4 x float> @SelV4xfloatVcond(<4 x i1> %pc, <4 x float> %pt, <4 x float> %pe) {
+; CHECK-NEXT: entry:
+; CHECK-NEXT: %r = select <4 x i1> %pc, <4 x float> %pt, <4 x float> %pe
+; CHECK-NEXT: ret <4 x float> %r
; CHECK-NEXT: }
« no previous file with comments | « tests_lit/reader_tests/insertextract.ll ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698