src/compiler/arm64/instruction-codes-arm64.h - Issue 505713002: [turbofan] Add backend support for signed loads.

Keyboard Shortcuts

	File
u :	up to issue
j / k :	jump to file after / before current file
J / K :	jump to next file with a comment after / before current file
	Side-by-side diff
i :	toggle intra-line diffs
e :	expand all comments
c :	collapse all comments
s :	toggle showing all comments
n / p :	next / previous diff chunk or comment
N / P :	next / previous comment
<Up> / <Down> :	next / previous line

	Issue
u :	up to list of issues
j / k :	jump to patch after / before current patch
o / <Enter> :	open current patch in side-by-side view
i :	open current patch in unified diff view

	Issue List
j / k :	jump to issue after / before current issue
o / <Enter> :	open current issue

Unified Diff: src/compiler/arm64/instruction-codes-arm64.h

Issue 505713002: [turbofan] Add backend support for signed loads. (Closed) Base URL: https://v8.googlecode.com/svn/branches/bleeding_edge

Patch Set: Fix x64. Created 6 years, 4 months ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

Index: src/compiler/arm64/instruction-codes-arm64.h

diff --git a/src/compiler/arm64/instruction-codes-arm64.h b/src/compiler/arm64/instruction-codes-arm64.h

index cb4d18e37b276a629d5b969f05947321f14f14e0..bce47f85acedcdb473e0b424a9547cdb918b8ed7 100644

--- a/src/compiler/arm64/instruction-codes-arm64.h

+++ b/src/compiler/arm64/instruction-codes-arm64.h

@@ -68,16 +68,18 @@ namespace compiler {

V(Arm64Float64ToUint32) \

V(Arm64Int32ToFloat64) \

V(Arm64Uint32ToFloat64) \

- V(Arm64Float64Load) \

- V(Arm64Float64Store) \

- V(Arm64LoadWord8) \

- V(Arm64StoreWord8) \

- V(Arm64LoadWord16) \

- V(Arm64StoreWord16) \

- V(Arm64LoadWord32) \

- V(Arm64StoreWord32) \

- V(Arm64LoadWord64) \

- V(Arm64StoreWord64) \

+ V(Arm64LdrD) \

+ V(Arm64StrD) \

+ V(Arm64Ldrb) \

+ V(Arm64Ldrsb) \

+ V(Arm64Strb) \

+ V(Arm64Ldrh) \

+ V(Arm64Ldrsh) \

+ V(Arm64Strh) \

+ V(Arm64LdrW) \

+ V(Arm64StrW) \

+ V(Arm64Ldr) \

+ V(Arm64Str) \

V(Arm64StoreWriteBarrier)