Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(425)

Issues Search
    My Issues | Starred     Open | Closed | All

Unified Diff: src/compiler/mips64/instruction-codes-mips64.h

Issue 2753903004: MIPS[64]: Support for some SIMD operations (Closed)
Patch Set: Fixed Int32x4ReplaceLane Created 3 years, 9 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « src/compiler/mips64/code-generator-mips64.cc ('k') | src/compiler/mips64/instruction-selector-mips64.cc » ('j') | test/cctest/wasm/test-run-wasm-simd.cc » ('J')
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: src/compiler/mips64/instruction-codes-mips64.h
diff --git a/src/compiler/mips64/instruction-codes-mips64.h b/src/compiler/mips64/instruction-codes-mips64.h
index 0c0e1aa61e24c8f150bebfc6bc737f690baa684f..cae0558943d3de60665a6b1f4704418f013ba9d5 100644
--- a/src/compiler/mips64/instruction-codes-mips64.h
+++ b/src/compiler/mips64/instruction-codes-mips64.h
@@ -166,7 +166,13 @@ namespace compiler {
V(Mips64StackClaim) \
V(Mips64Seb) \
V(Mips64Seh) \
- V(Mips64AssertEqual)
+ V(Mips64AssertEqual) \
+ V(Mips64Simd128Zero) \
+ V(Mips64Int32x4Splat) \
+ V(Mips64Int32x4ExtractLane) \
+ V(Mips64Int32x4ReplaceLane) \
+ V(Mips64Int32x4Add) \
+ V(Mips64Int32x4Sub)
// Addressing modes represent the "shape" of inputs to an instruction.
// Many instructions support multiple addressing modes. Addressing modes
« no previous file with comments | « src/compiler/mips64/code-generator-mips64.cc ('k') | src/compiler/mips64/instruction-selector-mips64.cc » ('j') | test/cctest/wasm/test-run-wasm-simd.cc » ('J')

Powered by Google App Engine
This is Rietveld 408576698