Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(686)

Issues Search
    My Issues | Starred     Open | Closed | All

Unified Diff: src/compiler/ia32/instruction-codes-ia32.h

Issue 2695613004: Add several SIMD opcodes to IA32 (Closed)
Patch Set: Adjust Pextrd and use pinsrd instead of Pinsrd Created 3 years, 10 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« src/compiler/ia32/code-generator-ia32.cc ('K') | « src/compiler/ia32/code-generator-ia32.cc ('k') | src/compiler/ia32/instruction-scheduler-ia32.cc » ('j') | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: src/compiler/ia32/instruction-codes-ia32.h
diff --git a/src/compiler/ia32/instruction-codes-ia32.h b/src/compiler/ia32/instruction-codes-ia32.h
index 7cf0a110459065ca3a8ad686c0f6405ea71b60f8..05b17055b843b5a416f8d87e48c4cc86edc5b273 100644
--- a/src/compiler/ia32/instruction-codes-ia32.h
+++ b/src/compiler/ia32/instruction-codes-ia32.h
@@ -113,7 +113,14 @@ namespace compiler {
V(IA32StackCheck) \
V(IA32Xchgb) \
V(IA32Xchgw) \
- V(IA32Xchgl)
+ V(IA32Xchgl) \
+ V(IA32Int32x4Create) \
+ V(IA32Int32x4ExtractLane) \
+ V(IA32Int32x4ReplaceLane) \
+ V(SSEInt32x4Add) \
+ V(SSEInt32x4Sub) \
+ V(AVXInt32x4Add) \
+ V(AVXInt32x4Sub)
// Addressing modes represent the "shape" of inputs to an instruction.
// Many instructions support multiple addressing modes. Addressing modes
« src/compiler/ia32/code-generator-ia32.cc ('K') | « src/compiler/ia32/code-generator-ia32.cc ('k') | src/compiler/ia32/instruction-scheduler-ia32.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698