Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(120)

Issues Search
    My Issues | Starred     Open | Closed | All

Unified Diff: tests_lit/llvm2ice_tests/vector-icmp.ll

Issue 2412053002: [SubZero] Implement Fcmp, ICmp, Cast and Select for vector type (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Rebase to master Created 4 years, 2 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « tests_lit/llvm2ice_tests/vector-fcmp.ll ('k') | tests_lit/llvm2ice_tests/vector-ops.ll » ('j') | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: tests_lit/llvm2ice_tests/vector-icmp.ll
diff --git a/tests_lit/llvm2ice_tests/vector-icmp.ll b/tests_lit/llvm2ice_tests/vector-icmp.ll
index 57adc9464ca959bf397cc55d73a19cb0e458f8d1..c0b8e86732ddd14876a1794fad83e75130feda47 100644
--- a/tests_lit/llvm2ice_tests/vector-icmp.ll
+++ b/tests_lit/llvm2ice_tests/vector-icmp.ll
@@ -4,9 +4,15 @@
; RUN: %p2i -i %s --filetype=obj --disassemble --args -O2 | FileCheck %s
; RUN: %p2i -i %s --filetype=obj --disassemble --args -Om1 | FileCheck %s
+; RUN: %if --need=target_MIPS32 --need=allow_dump \
+; RUN: --command %p2i --filetype=asm --assemble --disassemble --target mips32\
+; RUN: -i %s --args -O2 --skip-unimplemented \
+; RUN: | %if --need=target_MIPS32 --need=allow_dump \
+; RUN: --command FileCheck --check-prefix MIPS32 %s
+
; Check that sext elimination occurs when the result of the comparison
-; instruction is alrady sign extended. Sign extension to 4 x i32 uses
-; the pslld instruction.
+; instruction is already sign extended. Sign extension to 4 x i32 uses
+; the pslld instruction on x86.
define internal <4 x i32> @test_sext_elimination(<4 x i32> %a, <4 x i32> %b) {
entry:
%res.trunc = icmp eq <4 x i32> %a, %b
@@ -15,6 +21,36 @@ entry:
; CHECK-LABEL: test_sext_elimination
; CHECK: pcmpeqd
; CHECK-NOT: pslld
+
+; MIPS32-LABEL: test_sext_elimination
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: xor [[R_E0:.*]],a0,[[B_E0]]
+; MIPS32: sltiu [[R_E0]],[[R_E0]],1
+; MIPS32: xor [[R_E1:.*]],a1,[[B_E1]]
+; MIPS32: sltiu [[R_E1]],[[R_E1]],1
+; MIPS32: xor [[R_E2:.*]],a2,[[B_E2]]
+; MIPS32: sltiu [[R_E2]],[[R_E2]],1
+; MIPS32: xor [[R_E3:.*]],a3,[[B_E3]]
+; MIPS32: sltiu [[R_E3]],[[R_E3]],1
+; MIPS32: andi [[R_E0]],[[R_E0]],0x1
+; MIPS32: sll [[R_E0]],[[R_E0]],0x1f
+; MIPS32: sra [[R_E0]],[[R_E0]],0x1f
+; MIPS32: andi [[R_E1]],[[R_E1]],0x1
+; MIPS32: sll [[R_E1]],[[R_E1]],0x1f
+; MIPS32: sra [[R_E1]],[[R_E1]],0x1f
+; MIPS32: andi [[R_E2]],[[R_E2]],0x1
+; MIPS32: sll [[R_E2]],[[R_E2]],0x1f
+; MIPS32: sra [[R_E2]],[[R_E2]],0x1f
+; MIPS32: andi [[R_E3]],[[R_E3]],0x1
+; MIPS32: sll [[R_E3]],[[R_E3]],0x1f
+; MIPS32: sra [[R_E3]],[[R_E3]],0x1f
+; MIPS32: move v0,[[R_E0]]
+; MIPS32: move v1,[[R_E1]]
+; MIPS32: move a0,[[R_E2]]
+; MIPS32: move a1,[[R_E3]]
}
define internal <4 x i1> @test_icmp_v4i32_eq(<4 x i32> %a, <4 x i32> %b) {
@@ -23,6 +59,24 @@ entry:
ret <4 x i1> %res
; CHECK-LABEL: test_icmp_v4i32_eq
; CHECK: pcmpeqd
+
+; MIPS32-LABEL: test_icmp_v4i32_eq
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: xor [[R_E0:.*]],a0,[[B_E0]]
+; MIPS32: sltiu [[R_E0]],[[R_E0]],1
+; MIPS32: xor [[R_E1:.*]],a1,[[B_E1]]
+; MIPS32: sltiu [[R_E1]],[[R_E1]],1
+; MIPS32: xor [[R_E2:.*]],a2,[[B_E2]]
+; MIPS32: sltiu [[R_E2]],[[R_E2]],1
+; MIPS32: xor [[R_E3:.*]],a3,[[B_E3]]
+; MIPS32: sltiu [[R_E3]],[[R_E3]],1
+; MIPS32: move v0,[[R_E0]]
+; MIPS32: move v1,[[R_E1]]
+; MIPS32: move a0,[[R_E2]]
+; MIPS32: move a1,[[R_E3]]
}
define internal <4 x i1> @test_icmp_v4i32_ne(<4 x i32> %a, <4 x i32> %b) {
@@ -32,6 +86,24 @@ entry:
; CHECK-LABEL: test_icmp_v4i32_ne
; CHECK: pcmpeqd
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v4i32_ne
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: xor [[R_E0:.*]],a0,[[B_E0]]
+; MIPS32: sltu [[R_E0]],zero,[[R_E0]]
+; MIPS32: xor [[R_E1:.*]],a1,[[B_E1]]
+; MIPS32: sltu [[R_E1]],zero,[[R_E1]]
+; MIPS32: xor [[R_E2:.*]],a2,[[B_E2]]
+; MIPS32: sltu [[R_E2]],zero,[[R_E2]]
+; MIPS32: xor [[R_E3:.*]],a3,[[B_E3]]
+; MIPS32: sltu [[R_E3]],zero,[[R_E3]]
+; MIPS32: move v0,[[R_E0]]
+; MIPS32: move v1,[[R_E1]]
+; MIPS32: move a0,[[R_E2]]
+; MIPS32: move a1,[[R_E3]]
}
define internal <4 x i1> @test_icmp_v4i32_sgt(<4 x i32> %a, <4 x i32> %b) {
@@ -39,6 +111,16 @@ entry:
%res = icmp sgt <4 x i32> %a, %b
ret <4 x i1> %res
; CHECK: pcmpgtd
+
+; MIPS32-LABEL: test_icmp_v4i32_sgt
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: slt [[R_E0:.*]],[[B_E0]],a0
+; MIPS32: slt [[R_E1:.*]],[[B_E1]],a1
+; MIPS32: slt [[R_E2:.*]],[[B_E2]],a2
+; MIPS32: slt [[R_E3:.*]],[[B_E3]],a3
}
define internal <4 x i1> @test_icmp_v4i32_sle(<4 x i32> %a, <4 x i32> %b) {
@@ -48,6 +130,20 @@ entry:
; CHECK-LABEL: test_icmp_v4i32_sle
; CHECK: pcmpgtd
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v4i32_sle
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: slt [[R_E0:.*]],[[B_E0]],a0
+; MIPS32: xori [[R_E0]],[[R_E0]],0x1
+; MIPS32: slt [[R_E1:.*]],[[B_E1]],a1
+; MIPS32: xori [[R_E1]],[[R_E1]],0x1
+; MIPS32: slt [[R_E2:.*]],[[B_E2]],a2
+; MIPS32: xori [[R_E2]],[[R_E2]],0x1
+; MIPS32: slt [[R_E3:.*]],[[B_E3]],a3
+; MIPS32: xori [[R_E3]],[[R_E3]],0x1
}
define internal <4 x i1> @test_icmp_v4i32_slt(<4 x i32> %a, <4 x i32> %b) {
@@ -56,6 +152,16 @@ entry:
ret <4 x i1> %res
; CHECK-LABEL: test_icmp_v4i32_slt
; CHECK: pcmpgtd
+
+; MIPS32-LABEL: test_icmp_v4i32_slt
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: slt [[R_E0:.*]],a0,[[B_E0]]
+; MIPS32: slt [[R_E1:.*]],a1,[[B_E1]]
+; MIPS32: slt [[R_E2:.*]],a2,[[B_E2]]
+; MIPS32: slt [[R_E3:.*]],a3,[[B_E3]]
}
define internal <4 x i1> @test_icmp_v4i32_uge(<4 x i32> %a, <4 x i32> %b) {
@@ -66,6 +172,20 @@ entry:
; CHECK: pxor
; CHECK: pcmpgtd
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v4i32_uge
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: sltu [[R_E0:.*]],a0,[[B_E0]]
+; MIPS32: xori [[R_E0]],[[R_E0]],0x1
+; MIPS32: sltu [[R_E1:.*]],a1,[[B_E1]]
+; MIPS32: xori [[R_E1]],[[R_E1]],0x1
+; MIPS32: sltu [[R_E2:.*]],a2,[[B_E2]]
+; MIPS32: xori [[R_E2]],[[R_E2]],0x1
+; MIPS32: sltu [[R_E3:.*]],a3,[[B_E3]]
+; MIPS32: xori [[R_E3]],[[R_E3]],0x1
}
define internal <4 x i1> @test_icmp_v4i32_ugt(<4 x i32> %a, <4 x i32> %b) {
@@ -75,6 +195,16 @@ entry:
; CHECK-LABEL: test_icmp_v4i32_ugt
; CHECK: pxor
; CHECK: pcmpgtd
+
+; MIPS32-LABEL: test_icmp_v4i32_ugt
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: sltu [[R_E0:.*]],[[B_E0]],a0
+; MIPS32: sltu [[R_E1:.*]],[[B_E1]],a1
+; MIPS32: sltu [[R_E2:.*]],[[B_E2]],a2
+; MIPS32: sltu [[R_E3:.*]],[[B_E3]],a3
}
define internal <4 x i1> @test_icmp_v4i32_ule(<4 x i32> %a, <4 x i32> %b) {
@@ -85,6 +215,20 @@ entry:
; CHECK: pxor
; CHECK: pcmpgtd
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v4i32_ule
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: sltu [[R_E0:.*]],[[B_E0]],a0
+; MIPS32: xori [[R_E0]],[[R_E0]],0x1
+; MIPS32: sltu [[R_E1:.*]],[[B_E1]],a1
+; MIPS32: xori [[R_E1]],[[R_E1]],0x1
+; MIPS32: sltu [[R_E2:.*]],[[B_E2]],a2
+; MIPS32: xori [[R_E2]],[[R_E2]],0x1
+; MIPS32: sltu [[R_E3:.*]],[[B_E3]],a3
+; MIPS32: xori [[R_E3]],[[R_E3]],0x1
}
define internal <4 x i1> @test_icmp_v4i32_ult(<4 x i32> %a, <4 x i32> %b) {
@@ -94,6 +238,16 @@ entry:
; CHECK-LABEL: test_icmp_v4i32_ult
; CHECK: pxor
; CHECK: pcmpgtd
+
+; MIPS32-LABEL: test_icmp_v4i32_ult
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: sltu [[R_E0:.*]],a0,[[B_E0]]
+; MIPS32: sltu [[R_E1:.*]],a1,[[B_E1]]
+; MIPS32: sltu [[R_E2:.*]],a2,[[B_E2]]
+; MIPS32: sltu [[R_E3:.*]],a3,[[B_E3]]
}
define internal <4 x i1> @test_icmp_v4i1_eq(<4 x i1> %a, <4 x i1> %b) {
@@ -102,6 +256,40 @@ entry:
ret <4 x i1> %res
; CHECK-LABEL: test_icmp_v4i1_eq
; CHECK: pcmpeqd
+
+; MIPS32-LABEL: test_icmp_v4i1_eq
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: andi [[R_E0:.*]],a0,0x1
+; MIPS32: andi [[T_E0:.*]],[[B_E0]],0x1
+; MIPS32: sll [[R_E0]],[[R_E0]],0x1f
+; MIPS32: sll [[T_E0]],[[T_E0]],0x1f
+; MIPS32: xor [[R_E0]],[[R_E0]],[[T_E0]]
+; MIPS32: sltiu [[R_E0]],[[R_E0]],1
+; MIPS32: andi [[R_E1:.*]],a1,0x1
+; MIPS32: andi [[T_E1:.*]],[[B_E1]],0x1
+; MIPS32: sll [[R_E1]],[[R_E1]],0x1f
+; MIPS32: sll [[T_E1]],[[T_E1]],0x1f
+; MIPS32: xor [[R_E1]],[[R_E1]],[[T_E1]]
+; MIPS32: sltiu [[R_E1]],[[R_E1]],1
+; MIPS32: andi [[R_E2:.*]],a2,0x1
+; MIPS32: andi [[T_E2:.*]],[[B_E2]],0x1
+; MIPS32: sll [[R_E2]],[[R_E2]],0x1f
+; MIPS32: sll [[T_E2]],[[T_E2]],0x1f
+; MIPS32: xor [[R_E2]],[[R_E2]],[[T_E2]]
+; MIPS32: sltiu [[R_E2]],[[R_E2]],1
+; MIPS32: andi [[R_E3:.*]],a3,0x1
+; MIPS32: andi [[T_E3:.*]],[[B_E3]],0x1
+; MIPS32: sll [[R_E3]],[[R_E3]],0x1f
+; MIPS32: sll [[T_E3]],[[T_E3]],0x1f
+; MIPS32: xor [[R_E3]],[[R_E3]],[[T_E3]]
+; MIPS32: sltiu [[R_E3]],[[R_E3]],1
+; MIPS32: move v0,[[R_E0]]
+; MIPS32: move v1,[[R_E1]]
+; MIPS32: move a0,[[R_E2]]
+; MIPS32: move a1,[[R_E3]]
}
define internal <4 x i1> @test_icmp_v4i1_ne(<4 x i1> %a, <4 x i1> %b) {
@@ -111,6 +299,40 @@ entry:
; CHECK-LABEL: test_icmp_v4i1_ne
; CHECK: pcmpeqd
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v4i1_ne
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: andi [[R_E0:.*]],a0,0x1
+; MIPS32: andi [[T_E0:.*]],[[B_E0]],0x1
+; MIPS32: sll [[R_E0]],[[R_E0]],0x1f
+; MIPS32: sll [[T_E0]],[[T_E0]],0x1f
+; MIPS32: xor [[R_E0]],[[R_E0]],[[T_E0]]
+; MIPS32: sltu [[R_E0]],zero,[[R_E0]]
+; MIPS32: andi [[R_E1:.*]],a1,0x1
+; MIPS32: andi [[T_E1:.*]],[[B_E1]],0x1
+; MIPS32: sll [[R_E1]],[[R_E1]],0x1f
+; MIPS32: sll [[T_E1]],[[T_E1]],0x1f
+; MIPS32: xor [[R_E1]],[[R_E1]],[[T_E1]]
+; MIPS32: sltu [[R_E1]],zero,[[R_E1]]
+; MIPS32: andi [[R_E2:.*]],a2,0x1
+; MIPS32: andi [[T_E2:.*]],[[B_E2]],0x1
+; MIPS32: sll [[R_E2]],[[R_E2]],0x1f
+; MIPS32: sll [[T_E2]],[[T_E2]],0x1f
+; MIPS32: xor [[R_E2]],[[R_E2]],[[T_E2]]
+; MIPS32: sltu [[R_E2]],zero,[[R_E2]]
+; MIPS32: andi [[R_E3:.*]],a3,0x1
+; MIPS32: andi [[T_E3:.*]],[[B_E3]],0x1
+; MIPS32: sll [[R_E3]],[[R_E3]],0x1f
+; MIPS32: sll [[T_E3]],[[T_E3]],0x1f
+; MIPS32: xor [[R_E3]],[[R_E3]],[[T_E3]]
+; MIPS32: sltu [[R_E3]],zero,[[R_E3]]
+; MIPS32: move v0,[[R_E0]]
+; MIPS32: move v1,[[R_E1]]
+; MIPS32: move a0,[[R_E2]]
+; MIPS32: move a1,[[R_E3]]
}
define internal <4 x i1> @test_icmp_v4i1_sgt(<4 x i1> %a, <4 x i1> %b) {
@@ -119,6 +341,32 @@ entry:
ret <4 x i1> %res
; CHECK-LABEL: test_icmp_v4i1_sgt
; CHECK: pcmpgtd
+
+; MIPS32-LABEL: test_icmp_v4i1_sgt
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: andi [[T_E0:.*]],a0,0x1
+; MIPS32: andi [[R_E0:.*]],[[B_E0]],0x1
+; MIPS32: sll [[T_E0]],[[T_E0]],0x1f
+; MIPS32: sll [[R_E0]],[[R_E0]],0x1f
+; MIPS32: slt [[R_E0]],[[R_E0]],[[T_E0]]
+; MIPS32: andi [[T_E1:.*]],a1,0x1
+; MIPS32: andi [[R_E1:.*]],[[B_E1]],0x1
+; MIPS32: sll [[T_E1]],[[T_E1]],0x1f
+; MIPS32: sll [[R_E1]],[[R_E1]],0x1f
+; MIPS32: slt [[R_E1]],[[R_E1]],[[T_E1]]
+; MIPS32: andi [[T_E2:.*]],a2,0x1
+; MIPS32: andi [[R_E2:.*]],[[B_E2]],0x1
+; MIPS32: sll [[T_E2]],[[T_E2]],0x1f
+; MIPS32: sll [[R_E2]],[[R_E2]],0x1f
+; MIPS32: slt [[R_E2]],[[R_E2]],[[T_E2]]
+; MIPS32: andi [[T_E3:.*]],a3,0x1
+; MIPS32: andi [[R_E3:.*]],[[B_E3]],0x1
+; MIPS32: sll [[T_E3]],[[T_E3]],0x1f
+; MIPS32: sll [[R_E3]],[[R_E3]],0x1f
+; MIPS32: slt [[R_E3]],[[R_E3]],[[T_E3]]
}
define internal <4 x i1> @test_icmp_v4i1_sle(<4 x i1> %a, <4 x i1> %b) {
@@ -128,6 +376,36 @@ entry:
; CHECK-LABEL: test_icmp_v4i1_sle
; CHECK: pcmpgtd
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v4i1_sle
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: andi [[T_E0:.*]],a0,0x1
+; MIPS32: andi [[R_E0:.*]],[[B_E0]],0x1
+; MIPS32: sll [[T_E0]],[[T_E0]],0x1f
+; MIPS32: sll [[R_E0]],[[R_E0]],0x1f
+; MIPS32: slt [[R_E0]],[[R_E0]],[[T_E0]]
+; MIPS32: xori [[R_E0]],[[R_E0]],0x1
+; MIPS32: andi [[T_E1:.*]],a1,0x1
+; MIPS32: andi [[R_E1:.*]],[[B_E1]],0x1
+; MIPS32: sll [[T_E1]],[[T_E1]],0x1f
+; MIPS32: sll [[R_E1]],[[R_E1]],0x1f
+; MIPS32: slt [[R_E1]],[[R_E1]],[[T_E1]]
+; MIPS32: xori [[R_E1]],[[R_E1]],0x1
+; MIPS32: andi [[T_E2:.*]],a2,0x1
+; MIPS32: andi [[R_E2:.*]],[[B_E2]],0x1
+; MIPS32: sll [[T_E2]],[[T_E2]],0x1f
+; MIPS32: sll [[R_E2]],[[R_E2]],0x1f
+; MIPS32: slt [[R_E2]],[[R_E2]],[[T_E2]]
+; MIPS32: xori [[R_E2]],[[R_E2]],0x1
+; MIPS32: andi [[T_E3:.*]],a3,0x1
+; MIPS32: andi [[R_E3:.*]],[[B_E3]],0x1
+; MIPS32: sll [[T_E3]],[[T_E3]],0x1f
+; MIPS32: sll [[R_E3]],[[R_E3]],0x1f
+; MIPS32: slt [[R_E3]],[[R_E3]],[[T_E3]]
+; MIPS32: xori [[R_E3]],[[R_E3]],0x1
}
define internal <4 x i1> @test_icmp_v4i1_slt(<4 x i1> %a, <4 x i1> %b) {
@@ -136,6 +414,36 @@ entry:
ret <4 x i1> %res
; CHECK-LABEL: test_icmp_v4i1_slt
; CHECK: pcmpgtd
+
+; MIPS32-LABEL: test_icmp_v4i1_slt
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: andi [[R_E0:.*]],a0,0x1
+; MIPS32: andi [[T_E0:.*]],[[B_E0]],0x1
+; MIPS32: sll [[R_E0]],[[R_E0]],0x1f
+; MIPS32: sll [[T_E0]],[[T_E0]],0x1f
+; MIPS32: slt [[R_E0]],[[R_E0]],[[T_E0]]
+; MIPS32: andi [[R_E1:.*]],a1,0x1
+; MIPS32: andi [[T_E1:.*]],[[B_E1]],0x1
+; MIPS32: sll [[R_E1]],[[R_E1]],0x1f
+; MIPS32: sll [[T_E1]],[[T_E1]],0x1f
+; MIPS32: slt [[R_E1]],[[R_E1]],[[T_E1]]
+; MIPS32: andi [[R_E2:.*]],a2,0x1
+; MIPS32: andi [[T_E2:.*]],[[B_E2]],0x1
+; MIPS32: sll [[R_E2]],[[R_E2]],0x1f
+; MIPS32: sll [[T_E2]],[[T_E2]],0x1f
+; MIPS32: slt [[R_E2]],[[R_E2]],[[T_E2]]
+; MIPS32: andi [[R_E3:.*]],a3,0x1
+; MIPS32: andi [[T_E3:.*]],[[B_E3]],0x1
+; MIPS32: sll [[R_E3]],[[R_E3]],0x1f
+; MIPS32: sll [[T_E3]],[[T_E3]],0x1f
+; MIPS32: slt [[R_E3]],[[R_E3]],[[T_E3]]
+; MIPS32: move v0,[[R_E0]]
+; MIPS32: move v1,[[R_E1]]
+; MIPS32: move a0,[[R_E2]]
+; MIPS32: move a1,[[R_E3]]
}
define internal <4 x i1> @test_icmp_v4i1_uge(<4 x i1> %a, <4 x i1> %b) {
@@ -146,6 +454,40 @@ entry:
; CHECK: pxor
; CHECK: pcmpgtd
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v4i1_uge
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: andi [[R_E0:.*]],a0,0x1
+; MIPS32: andi [[T_E0:.*]],[[B_E0]],0x1
+; MIPS32: sll [[R_E0]],[[R_E0]],0x1f
+; MIPS32: sll [[T_E0]],[[T_E0]],0x1f
+; MIPS32: sltu [[R_E0]],[[R_E0]],[[T_E0]]
+; MIPS32: xori [[R_E0]],[[R_E0]],0x1
+; MIPS32: andi [[R_E1:.*]],a1,0x1
+; MIPS32: andi [[T_E1:.*]],[[B_E1]],0x1
+; MIPS32: sll [[R_E1]],[[R_E1]],0x1f
+; MIPS32: sll [[T_E1]],[[T_E1]],0x1f
+; MIPS32: sltu [[R_E1]],[[R_E1]],[[T_E1]]
+; MIPS32: xori [[R_E1]],[[R_E1]],0x1
+; MIPS32: andi [[R_E2:.*]],a2,0x1
+; MIPS32: andi [[T_E2:.*]],[[B_E2]],0x1
+; MIPS32: sll [[R_E2]],[[R_E2]],0x1f
+; MIPS32: sll [[T_E2]],[[T_E2]],0x1f
+; MIPS32: sltu [[R_E2]],[[R_E2]],[[T_E2]]
+; MIPS32: xori [[R_E2]],[[R_E2]],0x1
+; MIPS32: andi [[R_E3:.*]],a3,0x1
+; MIPS32: andi [[T_E3:.*]],[[B_E3]],0x1
+; MIPS32: sll [[R_E3]],[[R_E3]],0x1f
+; MIPS32: sll [[T_E3]],[[T_E3]],0x1f
+; MIPS32: sltu [[R_E3]],[[R_E3]],[[T_E3]]
+; MIPS32: xori [[R_E3]],[[R_E3]],0x1
+; MIPS32: move v0,[[R_E0]]
+; MIPS32: move v1,[[R_E1]]
+; MIPS32: move a0,[[R_E2]]
+; MIPS32: move a1,[[R_E3]]
}
define internal <4 x i1> @test_icmp_v4i1_ugt(<4 x i1> %a, <4 x i1> %b) {
@@ -155,6 +497,32 @@ entry:
; CHECK-LABEL: test_icmp_v4i1_ugt
; CHECK: pxor
; CHECK: pcmpgtd
+
+; MIPS32-LABEL: test_icmp_v4i1_ugt
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: andi [[T_E0:.*]],a0,0x1
+; MIPS32: andi [[R_E0:.*]],[[B_E0]],0x1
+; MIPS32: sll [[T_E0]],[[T_E0]],0x1f
+; MIPS32: sll [[R_E0]],[[R_E0]],0x1f
+; MIPS32: sltu [[R_E0]],[[R_E0]],[[T_E0]]
+; MIPS32: andi [[T_E1:.*]],a1,0x1
+; MIPS32: andi [[R_E1:.*]],[[B_E1]],0x1
+; MIPS32: sll [[T_E1]],[[T_E1]],0x1f
+; MIPS32: sll [[R_E1]],[[R_E1]],0x1f
+; MIPS32: sltu [[R_E1]],[[R_E1]],[[T_E1]]
+; MIPS32: andi [[T_E2:.*]],a2,0x1
+; MIPS32: andi [[R_E2:.*]],[[B_E2]],0x1
+; MIPS32: sll [[T_E2]],[[T_E2]],0x1f
+; MIPS32: sll [[R_E2]],[[R_E2]],0x1f
+; MIPS32: sltu [[R_E2]],[[R_E2]],[[T_E2]]
+; MIPS32: andi [[T_E3:.*]],a3,0x1
+; MIPS32: andi [[R_E3:.*]],[[B_E3]],0x1
+; MIPS32: sll [[T_E3]],[[T_E3]],0x1f
+; MIPS32: sll [[R_E3]],[[R_E3]],0x1f
+; MIPS32: sltu [[R_E3]],[[R_E3]],[[T_E3]]
}
define internal <4 x i1> @test_icmp_v4i1_ule(<4 x i1> %a, <4 x i1> %b) {
@@ -165,6 +533,36 @@ entry:
; CHECK: pxor
; CHECK: pcmpgtd
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v4i1_ule
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: andi [[T_E0:.*]],a0,0x1
+; MIPS32: andi [[R_E0:.*]],[[B_E0]],0x1
+; MIPS32: sll [[T_E0]],[[T_E0]],0x1f
+; MIPS32: sll [[R_E0]],[[R_E0]],0x1f
+; MIPS32: sltu [[R_E0]],[[R_E0]],[[T_E0]]
+; MIPS32: xori [[R_E0]],[[R_E0]],0x1
+; MIPS32: andi [[T_E1:.*]],a1,0x1
+; MIPS32: andi [[R_E1:.*]],[[B_E1]],0x1
+; MIPS32: sll [[T_E1]],[[T_E1]],0x1f
+; MIPS32: sll [[R_E1]],[[R_E1]],0x1f
+; MIPS32: sltu [[R_E1]],[[R_E1]],[[T_E1]]
+; MIPS32: xori [[R_E1]],[[R_E1]],0x1
+; MIPS32: andi [[T_E2:.*]],a2,0x1
+; MIPS32: andi [[R_E2:.*]],[[B_E2]],0x1
+; MIPS32: sll [[T_E2]],[[T_E2]],0x1f
+; MIPS32: sll [[R_E2]],[[R_E2]],0x1f
+; MIPS32: sltu [[R_E2]],[[R_E2]],[[T_E2]]
+; MIPS32: xori [[R_E2]],[[R_E2]],0x1
+; MIPS32: andi [[T_E3:.*]],a3,0x1
+; MIPS32: andi [[R_E3:.*]],[[B_E3]],0x1
+; MIPS32: sll [[T_E3]],[[T_E3]],0x1f
+; MIPS32: sll [[R_E3]],[[R_E3]],0x1f
+; MIPS32: sltu [[R_E3]],[[R_E3]],[[T_E3]]
+; MIPS32: xori [[R_E3]],[[R_E3]],0x1
}
define internal <4 x i1> @test_icmp_v4i1_ult(<4 x i1> %a, <4 x i1> %b) {
@@ -174,6 +572,36 @@ entry:
; CHECK-LABEL: test_icmp_v4i1_ult
; CHECK: pxor
; CHECK: pcmpgtd
+
+; MIPS32-LABEL: test_icmp_v4i1_ult
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: andi [[R_E0:.*]],a0,0x1
+; MIPS32: andi [[T_E0:.*]],[[B_E0]],0x1
+; MIPS32: sll [[R_E0]],[[R_E0]],0x1f
+; MIPS32: sll [[T_E0]],[[T_E0]],0x1f
+; MIPS32: sltu [[R_E0]],[[R_E0]],[[T_E0]]
+; MIPS32: andi [[R_E1:.*]],a1,0x1
+; MIPS32: andi [[T_E1:.*]],[[B_E1]],0x1
+; MIPS32: sll [[R_E1]],[[R_E1]],0x1f
+; MIPS32: sll [[T_E1]],[[T_E1]],0x1f
+; MIPS32: sltu [[R_E1]],[[R_E1]],[[T_E1]]
+; MIPS32: andi [[R_E2:.*]],a2,0x1
+; MIPS32: andi [[T_E2:.*]],[[B_E2]],0x1
+; MIPS32: sll [[R_E2]],[[R_E2]],0x1f
+; MIPS32: sll [[T_E2]],[[T_E2]],0x1f
+; MIPS32: sltu [[R_E2]],[[R_E2]],[[T_E2]]
+; MIPS32: andi [[R_E3:.*]],a3,0x1
+; MIPS32: andi [[T_E3:.*]],[[B_E3]],0x1
+; MIPS32: sll [[R_E3]],[[R_E3]],0x1f
+; MIPS32: sll [[T_E3]],[[T_E3]],0x1f
+; MIPS32: sltu [[R_E3]],[[R_E3]],[[T_E3]]
+; MIPS32: move v0,[[R_E0]]
+; MIPS32: move v1,[[R_E1]]
+; MIPS32: move a0,[[R_E2]]
+; MIPS32: move a1,[[R_E3]]
}
define internal <8 x i1> @test_icmp_v8i16_eq(<8 x i16> %a, <8 x i16> %b) {
@@ -182,6 +610,109 @@ entry:
ret <8 x i1> %res
; CHECK-LABEL: test_icmp_v8i16_eq
; CHECK: pcmpeqw
+
+; MIPS32-LABEL: test_icmp_v8i16_eq
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: move [[T1_E0:.*]],zero
+; MIPS32: move [[T1_E1:.*]],zero
+; MIPS32: move [[T1_E2:.*]],zero
+; MIPS32: move [[T1_E3:.*]],zero
+; *** icmp a[0] and b[0] ***
+; MIPS32: andi [[T2:.*]],a0,0xffff
+; MIPS32: andi [[T3:.*]],[[B_E0]],0xffff
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: xor [[T2]],[[T2]],[[T3]]
+; MIPS32: sltiu [[T2]],[[T2]],1
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T4:.*]],[[T1_E0]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T4]]
+; *** icmp a[1] and b[1] ***
+; MIPS32: srl [[R_E0:.*]],a0,0x10
+; MIPS32: srl [[T5:.*]],[[B_E0]],0x10
+; MIPS32: sll [[R_E0]],[[R_E0]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: xor [[R_E0]],[[R_E0]],[[T5]]
+; MIPS32: sltiu [[R_E0]],[[R_E0]],1
+; MIPS32: sll [[R_E0]],[[R_E0]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E0]],[[R_E0]],[[T2]]
+; *** icmp a[2] and b[2] ***
+; MIPS32: andi [[T2:.*]],a1,0xffff
+; MIPS32: andi [[T3:.*]],[[B_E1]],0xffff
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: xor [[T2]],[[T2]],[[T3]]
+; MIPS32: sltiu [[T2]],[[T2]],1
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T4:.*]],[[T1_E1]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T4]]
+; *** icmp a[3] and b[3] ***
+; MIPS32: srl [[R_E1:.*]],a1,0x10
+; MIPS32: srl [[T5:.*]],[[B_E1]],0x10
+; MIPS32: sll [[R_E1]],[[R_E1]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: xor [[R_E1]],[[R_E1]],[[T5]]
+; MIPS32: sltiu [[R_E1]],[[R_E1]],1
+; MIPS32: sll [[R_E1]],[[R_E1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E1]],[[R_E1]],[[T2]]
+; *** icmp a[4] and b[4] ***
+; MIPS32: andi [[T2:.*]],a2,0xffff
+; MIPS32: andi [[T3:.*]],[[B_E2]],0xffff
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: xor [[T2]],[[T2]],[[T3]]
+; MIPS32: sltiu [[T2]],[[T2]],1
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T4:.*]],[[T1_E2]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T4]]
+; *** icmp a[5] and b[5] ***
+; MIPS32: srl [[R_E2:.*]],a2,0x10
+; MIPS32: srl [[T5:.*]],[[B_E2]],0x10
+; MIPS32: sll [[R_E2]],[[R_E2]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: xor [[R_E2]],[[R_E2]],[[T5]]
+; MIPS32: sltiu [[R_E2]],[[R_E2]],1
+; MIPS32: sll [[R_E2]],[[R_E2]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E2]],[[R_E2]],[[T2]]
+; *** icmp a[6] and b[6] ***
+; MIPS32: andi [[T2:.*]],a3,0xffff
+; MIPS32: andi [[T3:.*]],[[B_E3]],0xffff
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: xor [[T2]],[[T2]],[[T3]]
+; MIPS32: sltiu [[T2]],[[T2]],1
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T5:.*]],[[T1_E3]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; *** icmp a[7] and b[7] ***
+; MIPS32: srl [[R_E3:.*]],a3,0x10
+; MIPS32: srl [[T6:.*]],[[B_E3]],0x10
+; MIPS32: sll [[R_E3]],[[R_E3]],0x10
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: xor [[R_E3]],[[R_E3]],[[T6]]
+; MIPS32: sltiu [[R_E3]],[[R_E3]],1
+; MIPS32: sll [[R_E3]],[[R_E3]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E3]],[[R_E3]],[[T2]]
+; *** move result to $2:$3:$4:$5 ***
+; MIPS32: move v0,[[R_E0]]
+; MIPS32: move v1,[[R_E1]]
+; MIPS32: move a0,[[R_E2]]
+; MIPS32: move a1,[[R_E3]]
}
define internal <8 x i1> @test_icmp_v8i16_ne(<8 x i16> %a, <8 x i16> %b) {
@@ -191,6 +722,109 @@ entry:
; CHECK-LABEL: test_icmp_v8i16_ne
; CHECK: pcmpeqw
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v8i16_ne
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: move [[T1_E0:.*]],zero
+; MIPS32: move [[T1_E1:.*]],zero
+; MIPS32: move [[T1_E2:.*]],zero
+; MIPS32: move [[T1_E3:.*]],zero
+; *** icmp a[0] and b[0] ***
+; MIPS32: andi [[T2:.*]],a0,0xffff
+; MIPS32: andi [[T3:.*]],[[B_E0]],0xffff
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: xor [[T2]],[[T2]],[[T3]]
+; MIPS32: sltu [[T2]],zero,[[T2]]
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T4:.*]],[[T1_E0]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T4]]
+; *** icmp a[1] and b[1] ***
+; MIPS32: srl [[R_E0:.*]],a0,0x10
+; MIPS32: srl [[T5:.*]],[[B_E0]],0x10
+; MIPS32: sll [[R_E0]],[[R_E0]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: xor [[R_E0]],[[R_E0]],[[T5]]
+; MIPS32: sltu [[R_E0]],zero,[[R_E0]]
+; MIPS32: sll [[R_E0]],[[R_E0]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E0]],[[R_E0]],[[T2]]
+; *** icmp a[2] and b[2] ***
+; MIPS32: andi [[T2:.*]],a1,0xffff
+; MIPS32: andi [[T3:.*]],[[B_E1]],0xffff
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: xor [[T2]],[[T2]],[[T3]]
+; MIPS32: sltu [[T2]],zero,[[T2]]
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T4:.*]],[[T1_E1]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T4]]
+; *** icmp a[3] and b[3] ***
+; MIPS32: srl [[R_E1:.*]],a1,0x10
+; MIPS32: srl [[T5:.*]],[[B_E1]],0x10
+; MIPS32: sll [[R_E1]],[[R_E1]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: xor [[R_E1]],[[R_E1]],[[T5]]
+; MIPS32: sltu [[R_E1]],zero,[[R_E1]]
+; MIPS32: sll [[R_E1]],[[R_E1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E1]],[[R_E1]],[[T2]]
+; *** icmp a[4] and b[4] ***
+; MIPS32: andi [[T2:.*]],a2,0xffff
+; MIPS32: andi [[T3:.*]],[[B_E2]],0xffff
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: xor [[T2]],[[T2]],[[T3]]
+; MIPS32: sltu [[T2]],zero,[[T2]]
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T4:.*]],[[T1_E2]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T4]]
+; *** icmp a[5] and b[5] ***
+; MIPS32: srl [[R_E2:.*]],a2,0x10
+; MIPS32: srl [[T5:.*]],[[B_E2]],0x10
+; MIPS32: sll [[R_E2]],[[R_E2]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: xor [[R_E2]],[[R_E2]],[[T5]]
+; MIPS32: sltu [[R_E2]],zero,[[R_E2]]
+; MIPS32: sll [[R_E2]],[[R_E2]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E2]],[[R_E2]],[[T2]]
+; *** icmp a[6] and b[6] ***
+; MIPS32: andi [[T2:.*]],a3,0xffff
+; MIPS32: andi [[T3:.*]],[[B_E3]],0xffff
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: xor [[T2]],[[T2]],[[T3]]
+; MIPS32: sltu [[T2]],zero,[[T2]]
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T5:.*]],[[T1_E3]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; *** icmp a[7] and b[7] ***
+; MIPS32: srl [[R_E3:.*]],a3,0x10
+; MIPS32: srl [[T6:.*]],[[B_E3]],0x10
+; MIPS32: sll [[R_E3]],[[R_E3]],0x10
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: xor [[R_E3]],[[R_E3]],[[T6]]
+; MIPS32: sltu [[R_E3]],zero,[[R_E3]]
+; MIPS32: sll [[R_E3]],[[R_E3]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E3]],[[R_E3]],[[T2]]
+; *** move result to $2:$3:$4:$5 ***
+; MIPS32: move v0,[[R_E0]]
+; MIPS32: move v1,[[R_E1]]
+; MIPS32: move a0,[[R_E2]]
+; MIPS32: move a1,[[R_E3]]
}
define internal <8 x i1> @test_icmp_v8i16_sgt(<8 x i16> %a, <8 x i16> %b) {
@@ -199,6 +833,88 @@ entry:
ret <8 x i1> %res
; CHECK-LABEL: test_icmp_v8i16_sgt
; CHECK: pcmpgtw
+
+; MIPS32-LABEL: test_icmp_v8i16_sgt
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: move [[T1_E0:.*]],zero
+; MIPS32: move [[T1_E1:.*]],zero
+; MIPS32: move [[T1_E2:.*]],zero
+; MIPS32: move [[T1_E3:.*]],zero
+; MIPS32: andi [[T1:.*]],a0,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E0]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: slt [[T2]],[[T2]],[[T1]]
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E0]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T3]]
+; MIPS32: srl [[T4:.*]],a0,0x10
+; MIPS32: srl [[T5:.*]],[[B_E0]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: slt [[T5]],[[T5]],[[T4]]
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E0:.*]],[[T5]],[[T2]]
+; MIPS32: andi [[T4]],a1,0xffff
+; MIPS32: andi [[T3]],[[B_E1]],0xffff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: slt [[T3]],[[T3]],[[T4]]
+; MIPS32: andi [[T3]],[[T3]],0xffff
+; MIPS32: srl [[T6:.*]],[[T1_E1]],0x10
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: or [[T3]],[[T3]],[[T6]]
+; MIPS32: srl [[T7:.*]],a1,0x10
+; MIPS32: srl [[T8:.*]],[[B_E1]],0x10
+; MIPS32: sll [[T7]],[[T7]],0x10
+; MIPS32: sll [[T8]],[[T8]],0x10
+; MIPS32: slt [[T8]],[[T8]],[[T7]]
+; MIPS32: sll [[T8]],[[T8]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: srl [[T3]],[[T3]],0x10
+; MIPS32: or [[R_E1:.*]],[[T8]],[[T3]]
+; MIPS32: andi [[T4]],a2,0xffff
+; MIPS32: andi [[T7]],[[B_E2]],0xffff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T7]],[[T7]],0x10
+; MIPS32: slt [[T7]],[[T7]],[[T4]]
+; MIPS32: andi [[T7]],[[T7]],0xffff
+; MIPS32: srl [[T9:.*]],[[T1_E2]],0x10
+; MIPS32: sll [[T9]],[[T9]],0x10
+; MIPS32: or [[T7]],[[T7]],[[T9]]
+; MIPS32: srl [[T10:.*]],a2,0x10
+; MIPS32: srl [[T11:.*]],[[B_E2]],0x10
+; MIPS32: sll [[T10]],[[T10]],0x10
+; MIPS32: sll [[T11]],[[T11]],0x10
+; MIPS32: slt [[T11]],[[T11]],[[T10]]
+; MIPS32: sll [[T11]],[[T11]],0x10
+; MIPS32: sll [[T7]],[[T7]],0x10
+; MIPS32: srl [[T7]],[[T7]],0x10
+; MIPS32: or [[R_E2:.*]],[[T11]],[[T7]]
+; MIPS32: andi [[T4]],a3,0xffff
+; MIPS32: andi [[T7]],[[B_E3]],0xffff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T7]],[[T7]],0x10
+; MIPS32: slt [[T7]],[[T7]],[[T4]]
+; MIPS32: andi [[T7]],[[T7]],0xffff
+; MIPS32: srl [[T12:.*]],[[T1_E3]],0x10
+; MIPS32: sll [[T12]],[[T12]],0x10
+; MIPS32: or [[T7]],[[T7]],[[T12]]
+; MIPS32: srl [[T13:.*]],a3,0x10
+; MIPS32: srl [[T14:.*]],[[B_E3]],0x10
+; MIPS32: sll [[T13]],[[T13]],0x10
+; MIPS32: sll [[T14]],[[T14]],0x10
+; MIPS32: slt [[T14]],[[T14]],[[T13]]
+; MIPS32: sll [[T14]],[[T14]],0x10
+; MIPS32: sll [[T7]],[[T7]],0x10
+; MIPS32: srl [[T7]],[[T7]],0x10
+; MIPS32: or [[R_E3:.*]],[[T14]],[[T7]]
}
define internal <8 x i1> @test_icmp_v8i16_sle(<8 x i16> %a, <8 x i16> %b) {
@@ -208,6 +924,96 @@ entry:
; CHECK-LABEL: test_icmp_v8i16_sle
; CHECK: pcmpgtw
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v8i16_sle
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: move [[T1_E0:.*]],zero
+; MIPS32: move [[T1_E1:.*]],zero
+; MIPS32: move [[T1_E2:.*]],zero
+; MIPS32: move [[T1_E3:.*]],zero
+; MIPS32: andi [[T1:.*]],a0,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E0]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: slt [[T2]],[[T2]],[[T1]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E0]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T3]]
+; MIPS32: srl [[T4:.*]],a0,0x10
+; MIPS32: srl [[T5:.*]],[[B_E0]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: slt [[T5]],[[T5]],[[T4]]
+; MIPS32: xori [[T5]],[[T5]],0x1
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E0:.*]],[[T5]],[[T2]]
+; MIPS32: andi [[T4]],a1,0xffff
+; MIPS32: andi [[T3]],[[B_E1]],0xffff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: slt [[T3]],[[T3]],[[T4]]
+; MIPS32: xori [[T3]],[[T3]],0x1
+; MIPS32: andi [[T3]],[[T3]],0xffff
+; MIPS32: srl [[T6:.*]],[[T1_E1]],0x10
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: or [[T3]],[[T3]],[[T6]]
+; MIPS32: srl [[T7:.*]],a1,0x10
+; MIPS32: srl [[T8:.*]],[[B_E1]],0x10
+; MIPS32: sll [[T7]],[[T7]],0x10
+; MIPS32: sll [[T8]],[[T8]],0x10
+; MIPS32: slt [[T8]],[[T8]],[[T7]]
+; MIPS32: xori [[T8]],[[T8]],0x1
+; MIPS32: sll [[T8]],[[T8]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: srl [[T3]],[[T3]],0x10
+; MIPS32: or [[R_E1:.*]],[[T8]],[[T3]]
+; MIPS32: andi [[T4]],a2,0xffff
+; MIPS32: andi [[T7]],[[B_E2]],0xffff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T7]],[[T7]],0x10
+; MIPS32: slt [[T7]],[[T7]],[[T4]]
+; MIPS32: xori [[T7]],[[T7]],0x1
+; MIPS32: andi [[T7]],[[T7]],0xffff
+; MIPS32: srl [[T9:.*]],[[T1_E2]],0x10
+; MIPS32: sll [[T9]],[[T9]],0x10
+; MIPS32: or [[T7]],[[T7]],[[T9]]
+; MIPS32: srl [[T10:.*]],a2,0x10
+; MIPS32: srl [[T11:.*]],[[B_E2]],0x10
+; MIPS32: sll [[T10]],[[T10]],0x10
+; MIPS32: sll [[T11]],[[T11]],0x10
+; MIPS32: slt [[T11]],[[T11]],[[T10]]
+; MIPS32: xori [[T11]],[[T11]],0x1
+; MIPS32: sll [[T11]],[[T11]],0x10
+; MIPS32: sll [[T7]],[[T7]],0x10
+; MIPS32: srl [[T7]],[[T7]],0x10
+; MIPS32: or [[R_E2:.*]],[[T11]],[[T7]]
+; MIPS32: andi [[T4]],a3,0xffff
+; MIPS32: andi [[T7]],[[B_E3]],0xffff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T7]],[[T7]],0x10
+; MIPS32: slt [[T7]],[[T7]],[[T4]]
+; MIPS32: xori [[T7]],[[T7]],0x1
+; MIPS32: andi [[T7]],[[T7]],0xffff
+; MIPS32: srl [[T12:.*]],[[T1_E3]],0x10
+; MIPS32: sll [[T12]],[[T12]],0x10
+; MIPS32: or [[T7]],[[T7]],[[T12]]
+; MIPS32: srl [[T13:.*]],a3,0x10
+; MIPS32: srl [[T14:.*]],[[B_E3]],0x10
+; MIPS32: sll [[T13]],[[T13]],0x10
+; MIPS32: sll [[T14]],[[T14]],0x10
+; MIPS32: slt [[T14]],[[T14]],[[T13]]
+; MIPS32: xori [[T14]],[[T14]],0x1
+; MIPS32: sll [[T14]],[[T14]],0x10
+; MIPS32: sll [[T7]],[[T7]],0x10
+; MIPS32: srl [[T7]],[[T7]],0x10
+; MIPS32: or [[R_E3:.*]],[[T14]],[[T7]]
}
define internal <8 x i1> @test_icmp_v8i16_slt(<8 x i16> %a, <8 x i16> %b) {
@@ -216,6 +1022,88 @@ entry:
ret <8 x i1> %res
; CHECK-LABEL: test_icmp_v8i16_slt
; CHECK: pcmpgtw
+
+; MIPS32-LABEL: test_icmp_v8i16_slt
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: move [[T1_E0:.*]],zero
+; MIPS32: move [[T1_E1:.*]],zero
+; MIPS32: move [[T1_E2:.*]],zero
+; MIPS32: move [[T1_E3:.*]],zero
+; MIPS32: andi [[T1:.*]],a0,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E0]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: slt [[T1]],[[T1]],[[T2]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E0]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a0,0x10
+; MIPS32: srl [[T5:.*]],[[B_E0]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: slt [[T4]],[[T4]],[[T5]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T1:.*]],a1,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E1]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: slt [[T1]],[[T1]],[[T2]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E1]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a1,0x10
+; MIPS32: srl [[T5:.*]],[[B_E1]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: slt [[T4]],[[T4]],[[T5]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E1:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T1:.*]],a2,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E2]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: slt [[T1]],[[T1]],[[T2]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E2]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a2,0x10
+; MIPS32: srl [[T5:.*]],[[B_E2]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: slt [[T4]],[[T4]],[[T5]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E2:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T1:.*]],a3,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E3]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: slt [[T1]],[[T1]],[[T2]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E3]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a3,0x10
+; MIPS32: srl [[T5:.*]],[[B_E3]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: slt [[T4]],[[T4]],[[T5]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E3:.*]],[[T4]],[[T1]]
}
define internal <8 x i1> @test_icmp_v8i16_uge(<8 x i16> %a, <8 x i16> %b) {
@@ -226,6 +1114,100 @@ entry:
; CHECK: pxor
; CHECK: pcmpgtw
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v8i16_uge
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: move [[T1_E0:.*]],zero
+; MIPS32: move [[T1_E1:.*]],zero
+; MIPS32: move [[T1_E2:.*]],zero
+; MIPS32: move [[T1_E3:.*]],zero
+; MIPS32: andi [[T1:.*]],a0,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E0]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sltu [[T1]],[[T1]],[[T2]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E0]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a0,0x10
+; MIPS32: srl [[T5:.*]],[[B_E0]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sltu [[T4]],[[T4]],[[T5]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T1:.*]],a1,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E1]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sltu [[T1]],[[T1]],[[T2]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E1]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a1,0x10
+; MIPS32: srl [[T5:.*]],[[B_E1]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sltu [[T4]],[[T4]],[[T5]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E1:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T1:.*]],a2,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E2]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sltu [[T1]],[[T1]],[[T2]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E2]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a2,0x10
+; MIPS32: srl [[T5:.*]],[[B_E2]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sltu [[T4]],[[T4]],[[T5]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E2:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T1:.*]],a3,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E3]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sltu [[T1]],[[T1]],[[T2]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E3]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a3,0x10
+; MIPS32: srl [[T5:.*]],[[B_E3]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sltu [[T4]],[[T4]],[[T5]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E3:.*]],[[T4]],[[T1]]
+; MIPS32: move v0,[[R_E0]]
+; MIPS32: move v1,[[R_E1]]
+; MIPS32: move a0,[[R_E2]]
+; MIPS32: move a1,[[R_E3]]
}
define internal <8 x i1> @test_icmp_v8i16_ugt(<8 x i16> %a, <8 x i16> %b) {
@@ -235,6 +1217,89 @@ entry:
; CHECK-LABEL: test_icmp_v8i16_ugt
; CHECK: pxor
; CHECK: pcmpgtw
+
+; MIPS32-LABEL: test_icmp_v8i16_ugt
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: move [[T1_E0:.*]],zero
+; MIPS32: move [[T1_E1:.*]],zero
+; MIPS32: move [[T1_E2:.*]],zero
+; MIPS32: move [[T1_E3:.*]],zero
+; MIPS32: andi [[T1:.*]],a0,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E0]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sltu [[T2]],[[T2]],[[T1]]
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E0]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T3]]
+; MIPS32: srl [[T4:.*]],a0,0x10
+; MIPS32: srl [[T5:.*]],[[B_E0]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sltu [[T5]],[[T5]],[[T4]]
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E0:.*]],[[T5]],[[T2]]
+; MIPS32: andi [[T1:.*]],a1,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E1]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sltu [[T2]],[[T2]],[[T1]]
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E1]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T3]]
+; MIPS32: srl [[T4:.*]],a1,0x10
+; MIPS32: srl [[T5:.*]],[[B_E1]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sltu [[T5]],[[T5]],[[T4]]
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E1:.*]],[[T5]],[[T2]]
+; MIPS32: andi [[T1:.*]],a2,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E2]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sltu [[T2]],[[T2]],[[T1]]
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E2]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T3]]
+; MIPS32: srl [[T4:.*]],a2,0x10
+; MIPS32: srl [[T5:.*]],[[B_E2]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sltu [[T5]],[[T5]],[[T4]]
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E2:.*]],[[T5]],[[T2]]
+; MIPS32: andi [[T1:.*]],a3,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E3]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sltu [[T2]],[[T2]],[[T1]]
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E3]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T3]]
+; MIPS32: srl [[T4:.*]],a3,0x10
+; MIPS32: srl [[T5:.*]],[[B_E3]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sltu [[T5]],[[T5]],[[T4]]
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E3:.*]],[[T5]],[[T2]]
+
}
define internal <8 x i1> @test_icmp_v8i16_ule(<8 x i16> %a, <8 x i16> %b) {
@@ -245,6 +1310,96 @@ entry:
; CHECK: pxor
; CHECK: pcmpgtw
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v8i16_ule
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: move [[T1_E0:.*]],zero
+; MIPS32: move [[T1_E1:.*]],zero
+; MIPS32: move [[T1_E2:.*]],zero
+; MIPS32: move [[T1_E3:.*]],zero
+; MIPS32: andi [[T1:.*]],a0,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E0]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sltu [[T2]],[[T2]],[[T1]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E0]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T3]]
+; MIPS32: srl [[T4:.*]],a0,0x10
+; MIPS32: srl [[T5:.*]],[[B_E0]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sltu [[T5]],[[T5]],[[T4]]
+; MIPS32: xori [[T5]],[[T5]],0x1
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E0:.*]],[[T5]],[[T2]]
+; MIPS32: andi [[T1:.*]],a1,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E1]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sltu [[T2]],[[T2]],[[T1]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E1]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T3]]
+; MIPS32: srl [[T4:.*]],a1,0x10
+; MIPS32: srl [[T5:.*]],[[B_E1]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sltu [[T5]],[[T5]],[[T4]]
+; MIPS32: xori [[T5]],[[T5]],0x1
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E1:.*]],[[T5]],[[T2]]
+; MIPS32: andi [[T1:.*]],a2,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E2]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sltu [[T2]],[[T2]],[[T1]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E2]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T3]]
+; MIPS32: srl [[T4:.*]],a2,0x10
+; MIPS32: srl [[T5:.*]],[[B_E2]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sltu [[T5]],[[T5]],[[T4]]
+; MIPS32: xori [[T5]],[[T5]],0x1
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E2:.*]],[[T5]],[[T2]]
+; MIPS32: andi [[T1:.*]],a3,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E3]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sltu [[T2]],[[T2]],[[T1]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E3]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T2]],[[T2]],[[T3]]
+; MIPS32: srl [[T4:.*]],a3,0x10
+; MIPS32: srl [[T5:.*]],[[B_E3]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sltu [[T5]],[[T5]],[[T4]]
+; MIPS32: xori [[T5]],[[T5]],0x1
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: srl [[T2]],[[T2]],0x10
+; MIPS32: or [[R_E3:.*]],[[T5]],[[T2]]
}
define internal <8 x i1> @test_icmp_v8i16_ult(<8 x i16> %a, <8 x i16> %b) {
@@ -254,6 +1409,92 @@ entry:
; CHECK-LABEL: test_icmp_v8i16_ult
; CHECK: pxor
; CHECK: pcmpgtw
+
+; MIPS32-LABEL: test_icmp_v8i16_ult
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: move [[T1_E0:.*]],zero
+; MIPS32: move [[T1_E1:.*]],zero
+; MIPS32: move [[T1_E2:.*]],zero
+; MIPS32: move [[T1_E3:.*]],zero
+; MIPS32: andi [[T1:.*]],a0,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E0]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sltu [[T1]],[[T1]],[[T2]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E0]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a0,0x10
+; MIPS32: srl [[T5:.*]],[[B_E0]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sltu [[T4]],[[T4]],[[T5]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T1:.*]],a1,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E1]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sltu [[T1]],[[T1]],[[T2]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E1]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a1,0x10
+; MIPS32: srl [[T5:.*]],[[B_E1]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sltu [[T4]],[[T4]],[[T5]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E1:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T1:.*]],a2,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E2]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sltu [[T1]],[[T1]],[[T2]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E2]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a2,0x10
+; MIPS32: srl [[T5:.*]],[[B_E2]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sltu [[T4]],[[T4]],[[T5]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E2:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T1:.*]],a3,0xffff
+; MIPS32: andi [[T2:.*]],[[B_E3]],0xffff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: sltu [[T1]],[[T1]],[[T2]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E3]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a3,0x10
+; MIPS32: srl [[T5:.*]],[[B_E3]],0x10
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T5]],[[T5]],0x10
+; MIPS32: sltu [[T4]],[[T4]],[[T5]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E3:.*]],[[T4]],[[T1]]
+; MIPS32: move v0,[[R_E0]]
+; MIPS32: move v1,[[R_E1]]
+; MIPS32: move a0,[[R_E2]]
+; MIPS32: move a1,[[R_E3]]
}
define internal <8 x i1> @test_icmp_v8i1_eq(<8 x i1> %a, <8 x i1> %b) {
@@ -262,6 +1503,116 @@ entry:
ret <8 x i1> %res
; CHECK-LABEL: test_icmp_v8i1_eq
; CHECK: pcmpeqw
+
+; MIPS32-LABEL: test_icmp_v8i1_eq
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: move [[T1_E0:.*]],zero
+; MIPS32: move [[T1_E1:.*]],zero
+; MIPS32: move [[T1_E2:.*]],zero
+; MIPS32: move [[T1_E3:.*]],zero
+; MIPS32: andi [[T1:.*]],a0,0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: andi [[T2:.*]],[[B_E0]],0xffff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: xor [[T1]],[[T1]],[[T2]]
+; MIPS32: sltiu [[T1]],[[T1]],1
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E0]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a0,0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T5:.*]],[[B_E0]],0x10
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T5]]
+; MIPS32: sltiu [[T4]],[[T4]],1
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T1:.*]],a1,0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: andi [[T2:.*]],[[B_E1]],0xffff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: xor [[T1]],[[T1]],[[T2]]
+; MIPS32: sltiu [[T1]],[[T1]],1
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E1]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a1,0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T5:.*]],[[B_E1]],0x10
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T5]]
+; MIPS32: sltiu [[T4]],[[T4]],1
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E1:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T1:.*]],a2,0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: andi [[T2:.*]],[[B_E2]],0xffff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: xor [[T1]],[[T1]],[[T2]]
+; MIPS32: sltiu [[T1]],[[T1]],1
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E2]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a2,0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T5:.*]],[[B_E2]],0x10
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T5]]
+; MIPS32: sltiu [[T4]],[[T4]],1
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E2:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T1:.*]],a3,0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: andi [[T2:.*]],[[B_E3]],0xffff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: xor [[T1]],[[T1]],[[T2]]
+; MIPS32: sltiu [[T1]],[[T1]],1
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E3]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a3,0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T5:.*]],[[B_E3]],0x10
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T5]]
+; MIPS32: sltiu [[T4]],[[T4]],1
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E3:.*]],[[T4]],[[T1]]
+; MIPS32: move v0,[[R_E0]]
+; MIPS32: move v1,[[R_E1]]
+; MIPS32: move a0,[[R_E2]]
+; MIPS32: move a1,[[R_E3]]
}
define internal <8 x i1> @test_icmp_v8i1_ne(<8 x i1> %a, <8 x i1> %b) {
@@ -271,6 +1622,116 @@ entry:
; CHECK-LABEL: test_icmp_v8i1_ne
; CHECK: pcmpeqw
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v8i1_ne
+; MIPS32: lw [[B_E0:.*]],
+; MIPS32: lw [[B_E1:.*]],
+; MIPS32: lw [[B_E2:.*]],
+; MIPS32: lw [[B_E3:.*]],
+; MIPS32: move [[T1_E0:.*]],zero
+; MIPS32: move [[T1_E1:.*]],zero
+; MIPS32: move [[T1_E2:.*]],zero
+; MIPS32: move [[T1_E3:.*]],zero
+; MIPS32: andi [[T1:.*]],a0,0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: andi [[T2:.*]],[[B_E0]],0xffff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: xor [[T1]],[[T1]],[[T2]]
+; MIPS32: sltu [[T1]],zero,[[T1]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E0]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a0,0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T5:.*]],[[B_E0]],0x10
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T5]]
+; MIPS32: sltu [[T4]],zero,[[T4]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T1:.*]],a1,0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: andi [[T2:.*]],[[B_E1]],0xffff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: xor [[T1]],[[T1]],[[T2]]
+; MIPS32: sltu [[T1]],zero,[[T1]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E1]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a1,0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T5:.*]],[[B_E1]],0x10
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T5]]
+; MIPS32: sltu [[T4]],zero,[[T4]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E1:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T1:.*]],a2,0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: andi [[T2:.*]],[[B_E2]],0xffff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: xor [[T1]],[[T1]],[[T2]]
+; MIPS32: sltu [[T1]],zero,[[T1]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E2]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a2,0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T5:.*]],[[B_E2]],0x10
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T5]]
+; MIPS32: sltu [[T4]],zero,[[T4]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E2:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T1:.*]],a3,0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: andi [[T2:.*]],[[B_E3]],0xffff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: xor [[T1]],[[T1]],[[T2]]
+; MIPS32: sltu [[T1]],zero,[[T1]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T3:.*]],[[T1_E3]],0x10
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T3]]
+; MIPS32: srl [[T4:.*]],a3,0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T5:.*]],[[B_E3]],0x10
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T5]]
+; MIPS32: sltu [[T4]],zero,[[T4]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[R_E3:.*]],[[T4]],[[T1]]
+; MIPS32: move v0,[[R_E0]]
+; MIPS32: move v1,[[R_E1]]
+; MIPS32: move a0,[[R_E2]]
+; MIPS32: move a1,[[R_E3]]
}
define internal <8 x i1> @test_icmp_v8i1_sgt(<8 x i1> %a, <8 x i1> %b) {
@@ -279,6 +1740,104 @@ entry:
ret <8 x i1> %res
; CHECK-LABEL: test_icmp_v8i1_sgt
; CHECK: pcmpgtw
+
+; MIPS32-LABEL: test_icmp_v8i1_sgt
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T1]],[[T1]],[[T0]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: slt [[T4]],[[T4]],[[T3]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[RV_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T0:.*]],a1,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E1]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T1]],[[T1]],[[T0]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T3:.*]],a1,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E1]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: slt [[T4]],[[T4]],[[T3]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[RV_E1:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T0:.*]],a2,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E2]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T1]],[[T1]],[[T0]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E2]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T3:.*]],a2,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E2]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: slt [[T4]],[[T4]],[[T3]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[RV_E2:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T0:.*]],a3,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E3]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T1]],[[T1]],[[T0]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E3]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T3:.*]],a3,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E3]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: slt [[T4]],[[T4]],[[T3]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[RV_E3:.*]],[[T4]],[[T1]]
}
define internal <8 x i1> @test_icmp_v8i1_sle(<8 x i1> %a, <8 x i1> %b) {
@@ -288,6 +1847,112 @@ entry:
; CHECK-LABEL: test_icmp_v8i1_sle
; CHECK: pcmpgtw
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v8i1_sle
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T1]],[[T1]],[[T0]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: slt [[T4]],[[T4]],[[T3]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[RV_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T0:.*]],a1,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E1]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T1]],[[T1]],[[T0]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T3:.*]],a1,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E1]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: slt [[T4]],[[T4]],[[T3]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[RV_E1:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T0:.*]],a2,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E2]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T1]],[[T1]],[[T0]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E2]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T3:.*]],a2,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E2]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: slt [[T4]],[[T4]],[[T3]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[RV_E2:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T0:.*]],a3,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E3]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T1]],[[T1]],[[T0]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E3]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T3:.*]],a3,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E3]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: slt [[T4]],[[T4]],[[T3]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[RV_E3:.*]],[[T4]],[[T1]]
}
define internal <8 x i1> @test_icmp_v8i1_slt(<8 x i1> %a, <8 x i1> %b) {
@@ -296,6 +1961,104 @@ entry:
ret <8 x i1> %res
; CHECK-LABEL: test_icmp_v8i1_slt
; CHECK: pcmpgtw
+
+; MIPS32-LABEL: test_icmp_v8i1_slt
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T0]],[[T0]],[[T1]]
+; MIPS32: andi [[T0]],[[T0]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: slt [[T3]],[[T3]],[[T4]]
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: srl [[T0]],[[T0]],0x10
+; MIPS32: or [[RV_E0:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T0:.*]],a1,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E1]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T0]],[[T0]],[[T1]]
+; MIPS32: andi [[T0]],[[T0]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a1,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E1]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: slt [[T3]],[[T3]],[[T4]]
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: srl [[T0]],[[T0]],0x10
+; MIPS32: or [[RV_E1:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T0:.*]],a2,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E2]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T0]],[[T0]],[[T1]]
+; MIPS32: andi [[T0]],[[T0]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E2]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a2,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E2]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: slt [[T3]],[[T3]],[[T4]]
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: srl [[T0]],[[T0]],0x10
+; MIPS32: or [[RV_E2:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T0:.*]],a3,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E3]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T0]],[[T0]],[[T1]]
+; MIPS32: andi [[T0]],[[T0]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E3]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a3,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E3]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: slt [[T3]],[[T3]],[[T4]]
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: srl [[T0]],[[T0]],0x10
+; MIPS32: or [[RV_E3:.*]],[[T3]],[[T0]]
}
define internal <8 x i1> @test_icmp_v8i1_uge(<8 x i1> %a, <8 x i1> %b) {
@@ -306,6 +2069,112 @@ entry:
; CHECK: pxor
; CHECK: pcmpgtw
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v8i1_uge
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T0]],[[T0]],[[T1]]
+; MIPS32: xori [[T0]],[[T0]],0x1
+; MIPS32: andi [[T0]],[[T0]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T3]],[[T3]],[[T4]]
+; MIPS32: xori [[T3]],[[T3]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: srl [[T0]],[[T0]],0x10
+; MIPS32: or [[RV_E0:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T0:.*]],a1,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E1]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T0]],[[T0]],[[T1]]
+; MIPS32: xori [[T0]],[[T0]],0x1
+; MIPS32: andi [[T0]],[[T0]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a1,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E1]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T3]],[[T3]],[[T4]]
+; MIPS32: xori [[T3]],[[T3]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: srl [[T0]],[[T0]],0x10
+; MIPS32: or [[RV_E1:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T0:.*]],a2,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E2]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T0]],[[T0]],[[T1]]
+; MIPS32: xori [[T0]],[[T0]],0x1
+; MIPS32: andi [[T0]],[[T0]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E2]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a2,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E2]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T3]],[[T3]],[[T4]]
+; MIPS32: xori [[T3]],[[T3]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: srl [[T0]],[[T0]],0x10
+; MIPS32: or [[RV_E2:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T0:.*]],a3,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E3]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T0]],[[T0]],[[T1]]
+; MIPS32: xori [[T0]],[[T0]],0x1
+; MIPS32: andi [[T0]],[[T0]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E3]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a3,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E3]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T3]],[[T3]],[[T4]]
+; MIPS32: xori [[T3]],[[T3]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: srl [[T0]],[[T0]],0x10
+; MIPS32: or [[RV_E3:.*]],[[T3]],[[T0]]
}
define internal <8 x i1> @test_icmp_v8i1_ugt(<8 x i1> %a, <8 x i1> %b) {
@@ -315,6 +2184,104 @@ entry:
; CHECK-LABEL: test_icmp_v8i1_ugt
; CHECK: pxor
; CHECK: pcmpgtw
+
+; MIPS32-LABEL: test_icmp_v8i1_ugt
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T1]],[[T1]],[[T0]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T3]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[RV_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T0:.*]],a1,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E1]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T1]],[[T1]],[[T0]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T3:.*]],a1,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E1]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T3]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[RV_E1:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T0:.*]],a2,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E2]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T1]],[[T1]],[[T0]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E2]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T3:.*]],a2,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E2]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T3]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[RV_E2:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T0:.*]],a3,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E3]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T1]],[[T1]],[[T0]]
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E3]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T3:.*]],a3,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E3]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T3]]
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[RV_E3:.*]],[[T4]],[[T1]]
}
define internal <8 x i1> @test_icmp_v8i1_ule(<8 x i1> %a, <8 x i1> %b) {
@@ -325,6 +2292,112 @@ entry:
; CHECK: pxor
; CHECK: pcmpgtw
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v8i1_ule
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T1]],[[T1]],[[T0]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T3]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[RV_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T0:.*]],a1,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E1]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T1]],[[T1]],[[T0]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T3:.*]],a1,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E1]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T3]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[RV_E1:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T0:.*]],a2,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E2]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T1]],[[T1]],[[T0]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E2]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T3:.*]],a2,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E2]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T3]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[RV_E2:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T0:.*]],a3,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E3]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T1]],[[T1]],[[T0]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E3]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T3:.*]],a3,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E3]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T3]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: srl [[T1]],[[T1]],0x10
+; MIPS32: or [[RV_E3:.*]],[[T4]],[[T1]]
}
define internal <8 x i1> @test_icmp_v8i1_ult(<8 x i1> %a, <8 x i1> %b) {
@@ -334,6 +2407,104 @@ entry:
; CHECK-LABEL: test_icmp_v8i1_ult
; CHECK: pxor
; CHECK: pcmpgtw
+
+; MIPS32-LABEL: test_icmp_v8i1_ult
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T0]],[[T0]],[[T1]]
+; MIPS32: andi [[T0]],[[T0]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T3]],[[T3]],[[T4]]
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: srl [[T0]],[[T0]],0x10
+; MIPS32: or [[RV_E0:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T0:.*]],a1,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E1]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T0]],[[T0]],[[T1]]
+; MIPS32: andi [[T0]],[[T0]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E1]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a1,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E1]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T3]],[[T3]],[[T4]]
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: srl [[T0]],[[T0]],0x10
+; MIPS32: or [[RV_E1:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T0:.*]],a2,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E2]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T0]],[[T0]],[[T1]]
+; MIPS32: andi [[T0]],[[T0]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E2]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a2,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E2]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T3]],[[T3]],[[T4]]
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: srl [[T0]],[[T0]],0x10
+; MIPS32: or [[RV_E2:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T0:.*]],a3,0xffff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E3]],0xffff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T0]],[[T0]],[[T1]]
+; MIPS32: andi [[T0]],[[T0]],0xffff
+; MIPS32: srl [[T2:.*]],[[TV_E3]],0x10
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a3,0x10
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E3]],0x10
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T3]],[[T3]],[[T4]]
+; MIPS32: sll [[T3]],[[T3]],0x10
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: srl [[T0]],[[T0]],0x10
+; MIPS32: or [[RV_E3:.*]],[[T3]],[[T0]]
}
define internal <16 x i1> @test_icmp_v16i8_eq(<16 x i8> %a, <16 x i8> %b) {
@@ -342,6 +2513,208 @@ entry:
ret <16 x i1> %res
; CHECK-LABEL: test_icmp_v16i8_eq
; CHECK: pcmpeqb
+
+; MIPS32-LABEL: test_icmp_v16i8_eq
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: xor [[T0]],[[T0]],[[T1]]
+; MIPS32: sltiu [[T0]],[[T0]],1
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[TV_E0]],0x8
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T1]],[[BV_E0]],0x8
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: xor [[T2]],[[T2]],[[T1]]
+; MIPS32: sltiu [[T2]],[[T2]],1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T1]],0xffff
+; MIPS32: ori [[T1]],[[T1]],0xff
+; MIPS32: and [[T0]],[[T0]],[[T1]]
+; MIPS32: or [[T2]],[[T2]],[[T0]]
+; MIPS32: srl [[T0]],a0,0x10
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: xor [[T0]],[[T0]],[[T1]]
+; MIPS32: sltiu [[T0]],[[T0]],1
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: lui [[T1]],0xff00
+; MIPS32: ori [[T1]],[[T1]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T1]]
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: xor [[T3]],[[T3]],[[T4]]
+; MIPS32: sltiu [[T3]],[[T3]],1
+; MIPS32: srl [[T3]],[[T3]],0x18
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: srl [[T0]],[[T0]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T4]],a1,0xff
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: xor [[T4]],[[T4]],[[T2]]
+; MIPS32: sltiu [[T4]],[[T4]],1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[TV_E1]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T5]]
+; MIPS32: srl [[T2]],a1,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T5]],[[T5]],0x18
+; MIPS32: xor [[T2]],[[T2]],[[T5]]
+; MIPS32: sltiu [[T2]],[[T2]],1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T5]],0xffff
+; MIPS32: ori [[T5]],[[T5]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T5]]
+; MIPS32: or [[T2]],[[T2]],[[T4]]
+; MIPS32: srl [[T4]],a1,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T5]],[[BV_E1]],0x10
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T5]],[[T5]],0x18
+; MIPS32: xor [[T4]],[[T4]],[[T5]]
+; MIPS32: sltiu [[T4]],[[T4]],1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T5]],0xff00
+; MIPS32: ori [[T5]],[[T5]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T5]]
+; MIPS32: or [[T4]],[[T4]],[[T2]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: xor [[T6]],[[T6]],[[T7]]
+; MIPS32: sltiu [[T6]],[[T6]],1
+; MIPS32: srl [[T6]],[[T6]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T6]],[[T4]]
+; MIPS32: andi [[T4]],a2,0xff
+; MIPS32: andi [[T7]],[[BV_E2]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: xor [[T4]],[[T4]],[[T7]]
+; MIPS32: sltiu [[T4]],[[T4]],1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[TV_E2]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T8]]
+; MIPS32: srl [[T7]],a2,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: xor [[T7]],[[T7]],[[T2]]
+; MIPS32: sltiu [[T7]],[[T7]],1
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T2]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a2,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T2]],[[BV_E2]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: xor [[T4]],[[T4]],[[T2]]
+; MIPS32: sltiu [[T4]],[[T4]],1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T2]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: sll [[T9]],[[T9]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: xor [[T9]],[[T9]],[[T10]]
+; MIPS32: sltiu [[T9]],[[T9]],1
+; MIPS32: srl [[T9]],[[T9]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T9]],[[T4]]
+; MIPS32: andi [[T4]],a3,0xff
+; MIPS32: andi [[T7]],[[BV_E3]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: xor [[T4]],[[T4]],[[T7]]
+; MIPS32: sltiu [[T4]],[[T4]],1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[TV_E3]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T11]]
+; MIPS32: srl [[T7]],a3,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: srl [[T10]],[[BV_E3]],0x8
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: xor [[T7]],[[T7]],[[T10]]
+; MIPS32: sltiu [[T7]],[[T7]],1
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T10]],0xffff
+; MIPS32: ori [[T10]],[[T10]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T10]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a3,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T10]],[[BV_E3]],0x10
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: xor [[T4]],[[T4]],[[T10]]
+; MIPS32: sltiu [[T4]],[[T4]],1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T10]],0xff00
+; MIPS32: ori [[T10]],[[T10]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T10]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: sll [[T12]],[[T12]],0x18
+; MIPS32: sll [[T13]],[[T13]],0x18
+; MIPS32: xor [[T12]],[[T12]],[[T13]]
+; MIPS32: sltiu [[T12]],[[T12]],1
+; MIPS32: srl [[T12]],[[T12]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T12]],[[T4]]
}
define internal <16 x i1> @test_icmp_v16i8_ne(<16 x i8> %a, <16 x i8> %b) {
@@ -351,6 +2724,208 @@ entry:
; CHECK-LABEL: test_icmp_v16i8_ne
; CHECK: pcmpeqb
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v16i8_ne
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: xor [[T0]],[[T0]],[[T1]]
+; MIPS32: sltu [[T0]],zero,[[T0]]
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[TV_E0]],0x8
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T1]],[[BV_E0]],0x8
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: xor [[T2]],[[T2]],[[T1]]
+; MIPS32: sltu [[T2]],zero,[[T2]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T1]],0xffff
+; MIPS32: ori [[T1]],[[T1]],0xff
+; MIPS32: and [[T0]],[[T0]],[[T1]]
+; MIPS32: or [[T2]],[[T2]],[[T0]]
+; MIPS32: srl [[T0]],a0,0x10
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: xor [[T0]],[[T0]],[[T1]]
+; MIPS32: sltu [[T0]],zero,[[T0]]
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: lui [[T1]],0xff00
+; MIPS32: ori [[T1]],[[T1]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T1]]
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: xor [[T3]],[[T3]],[[T4]]
+; MIPS32: sltu [[T3]],zero,[[T3]]
+; MIPS32: srl [[T3]],[[T3]],0x18
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: srl [[T0]],[[T0]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T4]],a1,0xff
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: xor [[T4]],[[T4]],[[T2]]
+; MIPS32: sltu [[T4]],zero,[[T4]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[TV_E1]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T5]]
+; MIPS32: srl [[T2]],a1,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T5]],[[T5]],0x18
+; MIPS32: xor [[T2]],[[T2]],[[T5]]
+; MIPS32: sltu [[T2]],zero,[[T2]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T5]],0xffff
+; MIPS32: ori [[T5]],[[T5]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T5]]
+; MIPS32: or [[T2]],[[T2]],[[T4]]
+; MIPS32: srl [[T4]],a1,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T5]],[[BV_E1]],0x10
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T5]],[[T5]],0x18
+; MIPS32: xor [[T4]],[[T4]],[[T5]]
+; MIPS32: sltu [[T4]],zero,[[T4]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T5]],0xff00
+; MIPS32: ori [[T5]],[[T5]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T5]]
+; MIPS32: or [[T4]],[[T4]],[[T2]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: xor [[T6]],[[T6]],[[T7]]
+; MIPS32: sltu [[T6]],zero,[[T6]]
+; MIPS32: srl [[T6]],[[T6]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T6]],[[T4]]
+; MIPS32: andi [[T4]],a2,0xff
+; MIPS32: andi [[T7]],[[BV_E2]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: xor [[T4]],[[T4]],[[T7]]
+; MIPS32: sltu [[T4]],zero,[[T4]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[TV_E2]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T8]]
+; MIPS32: srl [[T7]],a2,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: xor [[T7]],[[T7]],[[T2]]
+; MIPS32: sltu [[T7]],zero,[[T7]]
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T2]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a2,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T2]],[[BV_E2]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: xor [[T4]],[[T4]],[[T2]]
+; MIPS32: sltu [[T4]],zero,[[T4]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T2]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: sll [[T9]],[[T9]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: xor [[T9]],[[T9]],[[T10]]
+; MIPS32: sltu [[T9]],zero,[[T9]]
+; MIPS32: srl [[T9]],[[T9]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T9]],[[T4]]
+; MIPS32: andi [[T4]],a3,0xff
+; MIPS32: andi [[T7]],[[BV_E3]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: xor [[T4]],[[T4]],[[T7]]
+; MIPS32: sltu [[T4]],zero,[[T4]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[TV_E3]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T11]]
+; MIPS32: srl [[T7]],a3,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: srl [[T10]],[[BV_E3]],0x8
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: xor [[T7]],[[T7]],[[T10]]
+; MIPS32: sltu [[T7]],zero,[[T7]]
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T10]],0xffff
+; MIPS32: ori [[T10]],[[T10]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T10]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a3,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T10]],[[BV_E3]],0x10
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: xor [[T4]],[[T4]],[[T10]]
+; MIPS32: sltu [[T4]],zero,[[T4]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T10]],0xff00
+; MIPS32: ori [[T10]],[[T10]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T10]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: sll [[T12]],[[T12]],0x18
+; MIPS32: sll [[T13]],[[T13]],0x18
+; MIPS32: xor [[T12]],[[T12]],[[T13]]
+; MIPS32: sltu [[T12]],zero,[[T12]]
+; MIPS32: srl [[T12]],[[T12]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T12]],[[T4]]
}
define internal <16 x i1> @test_icmp_v16i8_sgt(<16 x i8> %a, <16 x i8> %b) {
@@ -359,6 +2934,192 @@ entry:
ret <16 x i1> %res
; CHECK-LABEL: test_icmp_v16i8_sgt
; CHECK: pcmpgtb
+
+; MIPS32-LABEL: test_icmp_v16i8_sgt
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: slt [[T1]],[[T1]],[[T0]]
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[TV_E0]],0x8
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T0]],[[BV_E0]],0x8
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: slt [[T0]],[[T0]],[[T2]]
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T1]],[[T1]],[[T2]]
+; MIPS32: or [[T0]],[[T0]],[[T1]]
+; MIPS32: srl [[T2]],a0,0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: slt [[T1]],[[T1]],[[T2]]
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T0]],[[T0]],[[T2]]
+; MIPS32: or [[T1]],[[T1]],[[T0]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: slt [[T4]],[[T4]],[[T3]]
+; MIPS32: srl [[T4]],[[T4]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x8
+; MIPS32: srl [[T1]],[[T1]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T3]],a1,0xff
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: slt [[T2]],[[T2]],[[T3]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[TV_E1]],0x8
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; MIPS32: srl [[T3]],a1,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T5]],[[T5]],0x18
+; MIPS32: slt [[T5]],[[T5]],[[T3]]
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T2]],[[T2]],[[T3]]
+; MIPS32: or [[T5]],[[T5]],[[T2]]
+; MIPS32: srl [[T3]],a1,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T2]],[[BV_E1]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: slt [[T2]],[[T2]],[[T3]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T5]],[[T5]],[[T3]]
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: slt [[T7]],[[T7]],[[T6]]
+; MIPS32: srl [[T7]],[[T7]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: srl [[T2]],[[T2]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T7]],[[T2]]
+; MIPS32: andi [[T3]],a2,0xff
+; MIPS32: andi [[T6]],[[BV_E2]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: slt [[T6]],[[T6]],[[T3]]
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[TV_E2]],0x8
+; MIPS32: or [[T6]],[[T6]],[[T8]]
+; MIPS32: srl [[T3]],a2,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: slt [[T2]],[[T2]],[[T3]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T6]],[[T6]],[[T3]]
+; MIPS32: or [[T2]],[[T2]],[[T6]]
+; MIPS32: srl [[T3]],a2,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T6]],[[BV_E2]],0x10
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: slt [[T6]],[[T6]],[[T3]]
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T3]]
+; MIPS32: or [[T6]],[[T6]],[[T2]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: sll [[T9]],[[T9]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: slt [[T10]],[[T10]],[[T9]]
+; MIPS32: srl [[T10]],[[T10]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x8
+; MIPS32: srl [[T6]],[[T6]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T10]],[[T6]]
+; MIPS32: andi [[T3]],a3,0xff
+; MIPS32: andi [[T6]],[[BV_E3]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: slt [[T6]],[[T6]],[[T3]]
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[TV_E3]],0x8
+; MIPS32: or [[T6]],[[T6]],[[T11]]
+; MIPS32: srl [[T3]],a3,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T9]],[[BV_E3]],0x8
+; MIPS32: andi [[T9]],[[T9]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T9]],[[T9]],0x18
+; MIPS32: slt [[T9]],[[T9]],[[T3]]
+; MIPS32: andi [[T9]],[[T9]],0xff
+; MIPS32: sll [[T9]],[[T9]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T6]],[[T6]],[[T3]]
+; MIPS32: or [[T9]],[[T9]],[[T6]]
+; MIPS32: srl [[T3]],a3,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T6]],[[BV_E3]],0x10
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: slt [[T6]],[[T6]],[[T3]]
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T9]],[[T9]],[[T3]]
+; MIPS32: or [[T6]],[[T6]],[[T9]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: sll [[T12]],[[T12]],0x18
+; MIPS32: sll [[T13]],[[T13]],0x18
+; MIPS32: slt [[T13]],[[T13]],[[T12]]
+; MIPS32: srl [[T13]],[[T13]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x8
+; MIPS32: srl [[T6]],[[T6]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T13]],[[T6]]
}
define internal <16 x i1> @test_icmp_v16i8_sle(<16 x i8> %a, <16 x i8> %b) {
@@ -368,6 +3129,208 @@ entry:
; CHECK-LABEL: test_icmp_v16i8_sle
; CHECK: pcmpgtb
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v16i8_sle
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: slt [[T1]],[[T1]],[[T0]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[TV_E0]],0x8
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T0]],[[BV_E0]],0x8
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: slt [[T0]],[[T0]],[[T2]]
+; MIPS32: xori [[T0]],[[T0]],0x1
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T1]],[[T1]],[[T2]]
+; MIPS32: or [[T0]],[[T0]],[[T1]]
+; MIPS32: srl [[T2]],a0,0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: slt [[T1]],[[T1]],[[T2]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T0]],[[T0]],[[T2]]
+; MIPS32: or [[T1]],[[T1]],[[T0]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: slt [[T4]],[[T4]],[[T3]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: srl [[T4]],[[T4]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x8
+; MIPS32: srl [[T1]],[[T1]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T3]],a1,0xff
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: slt [[T2]],[[T2]],[[T3]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[TV_E1]],0x8
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; MIPS32: srl [[T3]],a1,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T5]],[[T5]],0x18
+; MIPS32: slt [[T5]],[[T5]],[[T3]]
+; MIPS32: xori [[T5]],[[T5]],0x1
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T2]],[[T2]],[[T3]]
+; MIPS32: or [[T5]],[[T5]],[[T2]]
+; MIPS32: srl [[T3]],a1,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T2]],[[BV_E1]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: slt [[T2]],[[T2]],[[T3]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T5]],[[T5]],[[T3]]
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: slt [[T7]],[[T7]],[[T6]]
+; MIPS32: xori [[T7]],[[T7]],0x1
+; MIPS32: srl [[T7]],[[T7]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: srl [[T2]],[[T2]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T7]],[[T2]]
+; MIPS32: andi [[T3]],a2,0xff
+; MIPS32: andi [[T6]],[[BV_E2]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: slt [[T6]],[[T6]],[[T3]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[TV_E2]],0x8
+; MIPS32: or [[T6]],[[T6]],[[T8]]
+; MIPS32: srl [[T3]],a2,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: slt [[T2]],[[T2]],[[T3]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T6]],[[T6]],[[T3]]
+; MIPS32: or [[T2]],[[T2]],[[T6]]
+; MIPS32: srl [[T3]],a2,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T6]],[[BV_E2]],0x10
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: slt [[T6]],[[T6]],[[T3]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T3]]
+; MIPS32: or [[T6]],[[T6]],[[T2]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: sll [[T9]],[[T9]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: slt [[T10]],[[T10]],[[T9]]
+; MIPS32: xori [[T10]],[[T10]],0x1
+; MIPS32: srl [[T10]],[[T10]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x8
+; MIPS32: srl [[T6]],[[T6]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T10]],[[T6]]
+; MIPS32: andi [[T3]],a3,0xff
+; MIPS32: andi [[T6]],[[BV_E3]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: slt [[T6]],[[T6]],[[T3]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[TV_E3]],0x8
+; MIPS32: or [[T6]],[[T6]],[[T11]]
+; MIPS32: srl [[T3]],a3,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T9]],[[BV_E3]],0x8
+; MIPS32: andi [[T9]],[[T9]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T9]],[[T9]],0x18
+; MIPS32: slt [[T9]],[[T9]],[[T3]]
+; MIPS32: xori [[T9]],[[T9]],0x1
+; MIPS32: andi [[T9]],[[T9]],0xff
+; MIPS32: sll [[T9]],[[T9]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T6]],[[T6]],[[T3]]
+; MIPS32: or [[T9]],[[T9]],[[T6]]
+; MIPS32: srl [[T3]],a3,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T6]],[[BV_E3]],0x10
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: slt [[T6]],[[T6]],[[T3]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T9]],[[T9]],[[T3]]
+; MIPS32: or [[T6]],[[T6]],[[T9]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: sll [[T12]],[[T12]],0x18
+; MIPS32: sll [[T13]],[[T13]],0x18
+; MIPS32: slt [[T13]],[[T13]],[[T12]]
+; MIPS32: xori [[T13]],[[T13]],0x1
+; MIPS32: srl [[T13]],[[T13]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x8
+; MIPS32: srl [[T6]],[[T6]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T13]],[[T6]]
}
define internal <16 x i1> @test_icmp_v16i8_slt(<16 x i8> %a, <16 x i8> %b) {
@@ -376,6 +3339,192 @@ entry:
ret <16 x i1> %res
; CHECK-LABEL: test_icmp_v16i8_slt
; CHECK: pcmpgtb
+
+; MIPS32-LABEL: test_icmp_v16i8_slt
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: slt [[T0]],[[T0]],[[T1]]
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[TV_E0]],0x8
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T1]],[[BV_E0]],0x8
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: slt [[T2]],[[T2]],[[T1]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T1]],0xffff
+; MIPS32: ori [[T1]],[[T1]],0xff
+; MIPS32: and [[T0]],[[T0]],[[T1]]
+; MIPS32: or [[T2]],[[T2]],[[T0]]
+; MIPS32: srl [[T0]],a0,0x10
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: slt [[T0]],[[T0]],[[T1]]
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: lui [[T1]],0xff00
+; MIPS32: ori [[T1]],[[T1]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T1]]
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: slt [[T3]],[[T3]],[[T4]]
+; MIPS32: srl [[T3]],[[T3]],0x18
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: srl [[T0]],[[T0]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T4]],a1,0xff
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: slt [[T4]],[[T4]],[[T2]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[TV_E1]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T5]]
+; MIPS32: srl [[T2]],a1,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T5]],[[T5]],0x18
+; MIPS32: slt [[T2]],[[T2]],[[T5]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T5]],0xffff
+; MIPS32: ori [[T5]],[[T5]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T5]]
+; MIPS32: or [[T2]],[[T2]],[[T4]]
+; MIPS32: srl [[T4]],a1,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T5]],[[BV_E1]],0x10
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T5]],[[T5]],0x18
+; MIPS32: slt [[T4]],[[T4]],[[T5]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T5]],0xff00
+; MIPS32: ori [[T5]],[[T5]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T5]]
+; MIPS32: or [[T4]],[[T4]],[[T2]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: slt [[T6]],[[T6]],[[T7]]
+; MIPS32: srl [[T6]],[[T6]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T6]],[[T4]]
+; MIPS32: andi [[T4]],a2,0xff
+; MIPS32: andi [[T7]],[[BV_E2]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: slt [[T4]],[[T4]],[[T7]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[TV_E2]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T8]]
+; MIPS32: srl [[T7]],a2,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: slt [[T7]],[[T7]],[[T2]]
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T2]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a2,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T2]],[[BV_E2]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: slt [[T4]],[[T4]],[[T2]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T2]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: sll [[T9]],[[T9]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: slt [[T9]],[[T9]],[[T10]]
+; MIPS32: srl [[T9]],[[T9]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T9]],[[T4]]
+; MIPS32: andi [[T4]],a3,0xff
+; MIPS32: andi [[T7]],[[BV_E3]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: slt [[T4]],[[T4]],[[T7]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[TV_E3]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T11]]
+; MIPS32: srl [[T7]],a3,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: srl [[T10]],[[BV_E3]],0x8
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: slt [[T7]],[[T7]],[[T10]]
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T10]],0xffff
+; MIPS32: ori [[T10]],[[T10]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T10]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a3,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T10]],[[BV_E3]],0x10
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: slt [[T4]],[[T4]],[[T10]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T10]],0xff00
+; MIPS32: ori [[T10]],[[T10]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T10]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: sll [[T12]],[[T12]],0x18
+; MIPS32: sll [[T13]],[[T13]],0x18
+; MIPS32: slt [[T12]],[[T12]],[[T13]]
+; MIPS32: srl [[T12]],[[T12]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T12]],[[T4]]
}
define internal <16 x i1> @test_icmp_v16i8_uge(<16 x i8> %a, <16 x i8> %b) {
@@ -386,6 +3535,208 @@ entry:
; CHECK: pxor
; CHECK: pcmpgtb
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v16i8_uge
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: sltu [[T0]],[[T0]],[[T1]]
+; MIPS32: xori [[T0]],[[T0]],0x1
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[TV_E0]],0x8
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T1]],[[BV_E0]],0x8
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: sltu [[T2]],[[T2]],[[T1]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T1]],0xffff
+; MIPS32: ori [[T1]],[[T1]],0xff
+; MIPS32: and [[T0]],[[T0]],[[T1]]
+; MIPS32: or [[T2]],[[T2]],[[T0]]
+; MIPS32: srl [[T0]],a0,0x10
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: sltu [[T0]],[[T0]],[[T1]]
+; MIPS32: xori [[T0]],[[T0]],0x1
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: lui [[T1]],0xff00
+; MIPS32: ori [[T1]],[[T1]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T1]]
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sltu [[T3]],[[T3]],[[T4]]
+; MIPS32: xori [[T3]],[[T3]],0x1
+; MIPS32: srl [[T3]],[[T3]],0x18
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: srl [[T0]],[[T0]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T4]],a1,0xff
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sltu [[T4]],[[T4]],[[T2]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[TV_E1]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T5]]
+; MIPS32: srl [[T2]],a1,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T5]],[[T5]],0x18
+; MIPS32: sltu [[T2]],[[T2]],[[T5]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T5]],0xffff
+; MIPS32: ori [[T5]],[[T5]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T5]]
+; MIPS32: or [[T2]],[[T2]],[[T4]]
+; MIPS32: srl [[T4]],a1,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T5]],[[BV_E1]],0x10
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T5]],[[T5]],0x18
+; MIPS32: sltu [[T4]],[[T4]],[[T5]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T5]],0xff00
+; MIPS32: ori [[T5]],[[T5]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T5]]
+; MIPS32: or [[T4]],[[T4]],[[T2]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sltu [[T6]],[[T6]],[[T7]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: srl [[T6]],[[T6]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T6]],[[T4]]
+; MIPS32: andi [[T4]],a2,0xff
+; MIPS32: andi [[T7]],[[BV_E2]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sltu [[T4]],[[T4]],[[T7]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[TV_E2]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T8]]
+; MIPS32: srl [[T7]],a2,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sltu [[T7]],[[T7]],[[T2]]
+; MIPS32: xori [[T7]],[[T7]],0x1
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T2]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a2,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T2]],[[BV_E2]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sltu [[T4]],[[T4]],[[T2]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T2]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: sll [[T9]],[[T9]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: sltu [[T9]],[[T9]],[[T10]]
+; MIPS32: xori [[T9]],[[T9]],0x1
+; MIPS32: srl [[T9]],[[T9]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T9]],[[T4]]
+; MIPS32: andi [[T4]],a3,0xff
+; MIPS32: andi [[T7]],[[BV_E3]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sltu [[T4]],[[T4]],[[T7]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[TV_E3]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T11]]
+; MIPS32: srl [[T7]],a3,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: srl [[T10]],[[BV_E3]],0x8
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: sltu [[T7]],[[T7]],[[T10]]
+; MIPS32: xori [[T7]],[[T7]],0x1
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T10]],0xffff
+; MIPS32: ori [[T10]],[[T10]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T10]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a3,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T10]],[[BV_E3]],0x10
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: sltu [[T4]],[[T4]],[[T10]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T10]],0xff00
+; MIPS32: ori [[T10]],[[T10]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T10]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: sll [[T12]],[[T12]],0x18
+; MIPS32: sll [[T13]],[[T13]],0x18
+; MIPS32: sltu [[T12]],[[T12]],[[T13]]
+; MIPS32: xori [[T12]],[[T12]],0x1
+; MIPS32: srl [[T12]],[[T12]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T12]],[[T4]]
}
define internal <16 x i1> @test_icmp_v16i8_ugt(<16 x i8> %a, <16 x i8> %b) {
@@ -395,6 +3746,192 @@ entry:
; CHECK-LABEL: test_icmp_v16i8_ugt
; CHECK: pxor
; CHECK: pcmpgtb
+
+; MIPS32-LABEL: test_icmp_v16i8_ugt
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: sltu [[T1]],[[T1]],[[T0]]
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[TV_E0]],0x8
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T0]],[[BV_E0]],0x8
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: sltu [[T0]],[[T0]],[[T2]]
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T1]],[[T1]],[[T2]]
+; MIPS32: or [[T0]],[[T0]],[[T1]]
+; MIPS32: srl [[T2]],a0,0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: sltu [[T1]],[[T1]],[[T2]]
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T0]],[[T0]],[[T2]]
+; MIPS32: or [[T1]],[[T1]],[[T0]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sltu [[T4]],[[T4]],[[T3]]
+; MIPS32: srl [[T4]],[[T4]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x8
+; MIPS32: srl [[T1]],[[T1]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T3]],a1,0xff
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sltu [[T2]],[[T2]],[[T3]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[TV_E1]],0x8
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; MIPS32: srl [[T3]],a1,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T5]],[[T5]],0x18
+; MIPS32: sltu [[T5]],[[T5]],[[T3]]
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T2]],[[T2]],[[T3]]
+; MIPS32: or [[T5]],[[T5]],[[T2]]
+; MIPS32: srl [[T3]],a1,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T2]],[[BV_E1]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sltu [[T2]],[[T2]],[[T3]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T5]],[[T5]],[[T3]]
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sltu [[T7]],[[T7]],[[T6]]
+; MIPS32: srl [[T7]],[[T7]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: srl [[T2]],[[T2]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T7]],[[T2]]
+; MIPS32: andi [[T3]],a2,0xff
+; MIPS32: andi [[T6]],[[BV_E2]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sltu [[T6]],[[T6]],[[T3]]
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[TV_E2]],0x8
+; MIPS32: or [[T6]],[[T6]],[[T8]]
+; MIPS32: srl [[T3]],a2,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sltu [[T2]],[[T2]],[[T3]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T6]],[[T6]],[[T3]]
+; MIPS32: or [[T2]],[[T2]],[[T6]]
+; MIPS32: srl [[T3]],a2,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T6]],[[BV_E2]],0x10
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sltu [[T6]],[[T6]],[[T3]]
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T3]]
+; MIPS32: or [[T6]],[[T6]],[[T2]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: sll [[T9]],[[T9]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: sltu [[T10]],[[T10]],[[T9]]
+; MIPS32: srl [[T10]],[[T10]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x8
+; MIPS32: srl [[T6]],[[T6]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T10]],[[T6]]
+; MIPS32: andi [[T3]],a3,0xff
+; MIPS32: andi [[T6]],[[BV_E3]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sltu [[T6]],[[T6]],[[T3]]
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[TV_E3]],0x8
+; MIPS32: or [[T6]],[[T6]],[[T11]]
+; MIPS32: srl [[T3]],a3,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T9]],[[BV_E3]],0x8
+; MIPS32: andi [[T9]],[[T9]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T9]],[[T9]],0x18
+; MIPS32: sltu [[T9]],[[T9]],[[T3]]
+; MIPS32: andi [[T9]],[[T9]],0xff
+; MIPS32: sll [[T9]],[[T9]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T6]],[[T6]],[[T3]]
+; MIPS32: or [[T9]],[[T9]],[[T6]]
+; MIPS32: srl [[T3]],a3,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T6]],[[BV_E3]],0x10
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sltu [[T6]],[[T6]],[[T3]]
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T9]],[[T9]],[[T3]]
+; MIPS32: or [[T6]],[[T6]],[[T9]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: sll [[T12]],[[T12]],0x18
+; MIPS32: sll [[T13]],[[T13]],0x18
+; MIPS32: sltu [[T13]],[[T13]],[[T12]]
+; MIPS32: srl [[T13]],[[T13]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x8
+; MIPS32: srl [[T6]],[[T6]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T13]],[[T6]]
}
define internal <16 x i1> @test_icmp_v16i8_ule(<16 x i8> %a, <16 x i8> %b) {
@@ -405,6 +3942,208 @@ entry:
; CHECK: pxor
; CHECK: pcmpgtb
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v16i8_ule
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: sltu [[T1]],[[T1]],[[T0]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[TV_E0]],0x8
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T0]],[[BV_E0]],0x8
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: sltu [[T0]],[[T0]],[[T2]]
+; MIPS32: xori [[T0]],[[T0]],0x1
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T1]],[[T1]],[[T2]]
+; MIPS32: or [[T0]],[[T0]],[[T1]]
+; MIPS32: srl [[T2]],a0,0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: sltu [[T1]],[[T1]],[[T2]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T0]],[[T0]],[[T2]]
+; MIPS32: or [[T1]],[[T1]],[[T0]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sltu [[T4]],[[T4]],[[T3]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: srl [[T4]],[[T4]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x8
+; MIPS32: srl [[T1]],[[T1]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T3]],a1,0xff
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sltu [[T2]],[[T2]],[[T3]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[TV_E1]],0x8
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; MIPS32: srl [[T3]],a1,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T5]],[[T5]],0x18
+; MIPS32: sltu [[T5]],[[T5]],[[T3]]
+; MIPS32: xori [[T5]],[[T5]],0x1
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T2]],[[T2]],[[T3]]
+; MIPS32: or [[T5]],[[T5]],[[T2]]
+; MIPS32: srl [[T3]],a1,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T2]],[[BV_E1]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sltu [[T2]],[[T2]],[[T3]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T5]],[[T5]],[[T3]]
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sltu [[T7]],[[T7]],[[T6]]
+; MIPS32: xori [[T7]],[[T7]],0x1
+; MIPS32: srl [[T7]],[[T7]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: srl [[T2]],[[T2]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T7]],[[T2]]
+; MIPS32: andi [[T3]],a2,0xff
+; MIPS32: andi [[T6]],[[BV_E2]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sltu [[T6]],[[T6]],[[T3]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[TV_E2]],0x8
+; MIPS32: or [[T6]],[[T6]],[[T8]]
+; MIPS32: srl [[T3]],a2,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sltu [[T2]],[[T2]],[[T3]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T6]],[[T6]],[[T3]]
+; MIPS32: or [[T2]],[[T2]],[[T6]]
+; MIPS32: srl [[T3]],a2,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T6]],[[BV_E2]],0x10
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sltu [[T6]],[[T6]],[[T3]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T3]]
+; MIPS32: or [[T6]],[[T6]],[[T2]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: sll [[T9]],[[T9]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: sltu [[T10]],[[T10]],[[T9]]
+; MIPS32: xori [[T10]],[[T10]],0x1
+; MIPS32: srl [[T10]],[[T10]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x8
+; MIPS32: srl [[T6]],[[T6]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T10]],[[T6]]
+; MIPS32: andi [[T3]],a3,0xff
+; MIPS32: andi [[T6]],[[BV_E3]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sltu [[T6]],[[T6]],[[T3]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[TV_E3]],0x8
+; MIPS32: or [[T6]],[[T6]],[[T11]]
+; MIPS32: srl [[T3]],a3,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T9]],[[BV_E3]],0x8
+; MIPS32: andi [[T9]],[[T9]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T9]],[[T9]],0x18
+; MIPS32: sltu [[T9]],[[T9]],[[T3]]
+; MIPS32: xori [[T9]],[[T9]],0x1
+; MIPS32: andi [[T9]],[[T9]],0xff
+; MIPS32: sll [[T9]],[[T9]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T6]],[[T6]],[[T3]]
+; MIPS32: or [[T9]],[[T9]],[[T6]]
+; MIPS32: srl [[T3]],a3,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: srl [[T6]],[[BV_E3]],0x10
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sltu [[T6]],[[T6]],[[T3]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T9]],[[T9]],[[T3]]
+; MIPS32: or [[T6]],[[T6]],[[T9]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: sll [[T12]],[[T12]],0x18
+; MIPS32: sll [[T13]],[[T13]],0x18
+; MIPS32: sltu [[T13]],[[T13]],[[T12]]
+; MIPS32: xori [[T13]],[[T13]],0x1
+; MIPS32: srl [[T13]],[[T13]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x8
+; MIPS32: srl [[T6]],[[T6]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T13]],[[T6]]
}
define internal <16 x i1> @test_icmp_v16i8_ult(<16 x i8> %a, <16 x i8> %b) {
@@ -414,6 +4153,192 @@ entry:
; CHECK-LABEL: test_icmp_v16i8_ult
; CHECK: pxor
; CHECK: pcmpgtb
+
+; MIPS32-LABEL: test_icmp_v16i8_ult
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: sltu [[T0]],[[T0]],[[T1]]
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[TV_E0]],0x8
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T1]],[[BV_E0]],0x8
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: sltu [[T2]],[[T2]],[[T1]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T1]],0xffff
+; MIPS32: ori [[T1]],[[T1]],0xff
+; MIPS32: and [[T0]],[[T0]],[[T1]]
+; MIPS32: or [[T2]],[[T2]],[[T0]]
+; MIPS32: srl [[T0]],a0,0x10
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x18
+; MIPS32: sltu [[T0]],[[T0]],[[T1]]
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: lui [[T1]],0xff00
+; MIPS32: ori [[T1]],[[T1]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T1]]
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: sll [[T3]],[[T3]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sltu [[T3]],[[T3]],[[T4]]
+; MIPS32: srl [[T3]],[[T3]],0x18
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: srl [[T0]],[[T0]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T4]],a1,0xff
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sltu [[T4]],[[T4]],[[T2]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[TV_E1]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T5]]
+; MIPS32: srl [[T2]],a1,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sll [[T5]],[[T5]],0x18
+; MIPS32: sltu [[T2]],[[T2]],[[T5]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T5]],0xffff
+; MIPS32: ori [[T5]],[[T5]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T5]]
+; MIPS32: or [[T2]],[[T2]],[[T4]]
+; MIPS32: srl [[T4]],a1,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T5]],[[BV_E1]],0x10
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T5]],[[T5]],0x18
+; MIPS32: sltu [[T4]],[[T4]],[[T5]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T5]],0xff00
+; MIPS32: ori [[T5]],[[T5]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T5]]
+; MIPS32: or [[T4]],[[T4]],[[T2]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sltu [[T6]],[[T6]],[[T7]]
+; MIPS32: srl [[T6]],[[T6]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T6]],[[T4]]
+; MIPS32: andi [[T4]],a2,0xff
+; MIPS32: andi [[T7]],[[BV_E2]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sltu [[T4]],[[T4]],[[T7]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[TV_E2]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T8]]
+; MIPS32: srl [[T7]],a2,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sltu [[T7]],[[T7]],[[T2]]
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T2]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a2,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T2]],[[BV_E2]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x18
+; MIPS32: sltu [[T4]],[[T4]],[[T2]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T2]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: sll [[T9]],[[T9]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: sltu [[T9]],[[T9]],[[T10]]
+; MIPS32: srl [[T9]],[[T9]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T9]],[[T4]]
+; MIPS32: andi [[T4]],a3,0xff
+; MIPS32: andi [[T7]],[[BV_E3]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sltu [[T4]],[[T4]],[[T7]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[TV_E3]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T11]]
+; MIPS32: srl [[T7]],a3,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: srl [[T10]],[[BV_E3]],0x8
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: sltu [[T7]],[[T7]],[[T10]]
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T10]],0xffff
+; MIPS32: ori [[T10]],[[T10]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T10]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a3,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T10]],[[BV_E3]],0x10
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x18
+; MIPS32: sll [[T10]],[[T10]],0x18
+; MIPS32: sltu [[T4]],[[T4]],[[T10]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T10]],0xff00
+; MIPS32: ori [[T10]],[[T10]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T10]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: sll [[T12]],[[T12]],0x18
+; MIPS32: sll [[T13]],[[T13]],0x18
+; MIPS32: sltu [[T12]],[[T12]],[[T13]]
+; MIPS32: srl [[T12]],[[T12]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T12]],[[T4]]
}
define internal <16 x i1> @test_icmp_v16i1_eq(<16 x i1> %a, <16 x i1> %b) {
@@ -422,6 +4347,240 @@ entry:
ret <16 x i1> %res
; CHECK-LABEL: test_icmp_v16i1_eq
; CHECK: pcmpeqb
+
+; MIPS32-LABEL: test_icmp_v16i1_eq
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: xor [[T0]],[[T0]],[[T1]]
+; MIPS32: sltiu [[T0]],[[T0]],1
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T1]],[[BV_E0]],0x8
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: xor [[T2]],[[T2]],[[T1]]
+; MIPS32: sltiu [[T2]],[[T2]],1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T1]],0xffff
+; MIPS32: ori [[T1]],[[T1]],0xff
+; MIPS32: and [[T0]],[[T0]],[[T1]]
+; MIPS32: or [[T2]],[[T2]],[[T0]]
+; MIPS32: srl [[T0]],a0,0x10
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: xor [[T0]],[[T0]],[[T1]]
+; MIPS32: sltiu [[T0]],[[T0]],1
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: lui [[T1]],0xff00
+; MIPS32: ori [[T1]],[[T1]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T1]]
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: xor [[T3]],[[T3]],[[T4]]
+; MIPS32: sltiu [[T3]],[[T3]],1
+; MIPS32: srl [[T3]],[[T3]],0x18
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: srl [[T0]],[[T0]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T4]],a1,0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T2]]
+; MIPS32: sltiu [[T4]],[[T4]],1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T5]]
+; MIPS32: srl [[T2]],a1,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: xor [[T2]],[[T2]],[[T5]]
+; MIPS32: sltiu [[T2]],[[T2]],1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T5]],0xffff
+; MIPS32: ori [[T5]],[[T5]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T5]]
+; MIPS32: or [[T2]],[[T2]],[[T4]]
+; MIPS32: srl [[T4]],a1,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T5]],[[BV_E1]],0x10
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T5]]
+; MIPS32: sltiu [[T4]],[[T4]],1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T5]],0xff00
+; MIPS32: ori [[T5]],[[T5]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T5]]
+; MIPS32: or [[T4]],[[T4]],[[T2]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: xor [[T6]],[[T6]],[[T7]]
+; MIPS32: sltiu [[T6]],[[T6]],1
+; MIPS32: srl [[T6]],[[T6]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T6]],[[T4]]
+; MIPS32: andi [[T4]],a2,0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: andi [[T7]],[[BV_E2]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T7]]
+; MIPS32: sltiu [[T4]],[[T4]],1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[T8]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T8]]
+; MIPS32: srl [[T7]],a2,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: xor [[T7]],[[T7]],[[T2]]
+; MIPS32: sltiu [[T7]],[[T7]],1
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T2]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a2,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T2]],[[BV_E2]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T2]]
+; MIPS32: sltiu [[T4]],[[T4]],1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T2]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: andi [[T9]],[[T9]],0x1
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T9]],[[T9]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: xor [[T9]],[[T9]],[[T10]]
+; MIPS32: sltiu [[T9]],[[T9]],1
+; MIPS32: srl [[T9]],[[T9]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T9]],[[T4]]
+; MIPS32: andi [[T4]],a3,0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: andi [[T7]],[[BV_E3]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T7]]
+; MIPS32: sltiu [[T4]],[[T4]],1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[T11]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T11]]
+; MIPS32: srl [[T7]],a3,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: srl [[T10]],[[BV_E3]],0x8
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: xor [[T7]],[[T7]],[[T10]]
+; MIPS32: sltiu [[T7]],[[T7]],1
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T10]],0xffff
+; MIPS32: ori [[T10]],[[T10]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T10]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a3,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T10]],[[BV_E3]],0x10
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T10]]
+; MIPS32: sltiu [[T4]],[[T4]],1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T10]],0xff00
+; MIPS32: ori [[T10]],[[T10]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T10]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: andi [[T12]],[[T12]],0x1
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: andi [[T13]],[[T13]],0x1
+; MIPS32: sll [[T12]],[[T12]],0x1f
+; MIPS32: sll [[T13]],[[T13]],0x1f
+; MIPS32: xor [[T12]],[[T12]],[[T13]]
+; MIPS32: sltiu [[T12]],[[T12]],1
+; MIPS32: srl [[T12]],[[T12]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T12]],[[T4]]
}
define internal <16 x i1> @test_icmp_v16i1_ne(<16 x i1> %a, <16 x i1> %b) {
@@ -431,6 +4590,240 @@ entry:
; CHECK-LABEL: test_icmp_v16i1_ne
; CHECK: pcmpeqb
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v16i1_ne
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: xor [[T0]],[[T0]],[[T1]]
+; MIPS32: sltu [[T0]],zero,[[T0]]
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T1]],[[BV_E0]],0x8
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: xor [[T2]],[[T2]],[[T1]]
+; MIPS32: sltu [[T2]],zero,[[T2]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T1]],0xffff
+; MIPS32: ori [[T1]],[[T1]],0xff
+; MIPS32: and [[T0]],[[T0]],[[T1]]
+; MIPS32: or [[T2]],[[T2]],[[T0]]
+; MIPS32: srl [[T0]],a0,0x10
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: xor [[T0]],[[T0]],[[T1]]
+; MIPS32: sltu [[T0]],zero,[[T0]]
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: lui [[T1]],0xff00
+; MIPS32: ori [[T1]],[[T1]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T1]]
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: xor [[T3]],[[T3]],[[T4]]
+; MIPS32: sltu [[T3]],zero,[[T3]]
+; MIPS32: srl [[T3]],[[T3]],0x18
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: srl [[T0]],[[T0]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T4]],a1,0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T2]]
+; MIPS32: sltu [[T4]],zero,[[T4]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T5]]
+; MIPS32: srl [[T2]],a1,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: xor [[T2]],[[T2]],[[T5]]
+; MIPS32: sltu [[T2]],zero,[[T2]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T5]],0xffff
+; MIPS32: ori [[T5]],[[T5]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T5]]
+; MIPS32: or [[T2]],[[T2]],[[T4]]
+; MIPS32: srl [[T4]],a1,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T5]],[[BV_E1]],0x10
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T5]]
+; MIPS32: sltu [[T4]],zero,[[T4]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T5]],0xff00
+; MIPS32: ori [[T5]],[[T5]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T5]]
+; MIPS32: or [[T4]],[[T4]],[[T2]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: xor [[T6]],[[T6]],[[T7]]
+; MIPS32: sltu [[T6]],zero,[[T6]]
+; MIPS32: srl [[T6]],[[T6]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T6]],[[T4]]
+; MIPS32: andi [[T4]],a2,0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: andi [[T7]],[[BV_E2]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T7]]
+; MIPS32: sltu [[T4]],zero,[[T4]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[T8]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T8]]
+; MIPS32: srl [[T7]],a2,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: xor [[T7]],[[T7]],[[T2]]
+; MIPS32: sltu [[T7]],zero,[[T7]]
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T2]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a2,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T2]],[[BV_E2]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T2]]
+; MIPS32: sltu [[T4]],zero,[[T4]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T2]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: andi [[T9]],[[T9]],0x1
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T9]],[[T9]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: xor [[T9]],[[T9]],[[T10]]
+; MIPS32: sltu [[T9]],zero,[[T9]]
+; MIPS32: srl [[T9]],[[T9]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T9]],[[T4]]
+; MIPS32: andi [[T4]],a3,0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: andi [[T7]],[[BV_E3]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T7]]
+; MIPS32: sltu [[T4]],zero,[[T4]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[T11]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T11]]
+; MIPS32: srl [[T7]],a3,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: srl [[T10]],[[BV_E3]],0x8
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: xor [[T7]],[[T7]],[[T10]]
+; MIPS32: sltu [[T7]],zero,[[T7]]
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T10]],0xffff
+; MIPS32: ori [[T10]],[[T10]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T10]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a3,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T10]],[[BV_E3]],0x10
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: xor [[T4]],[[T4]],[[T10]]
+; MIPS32: sltu [[T4]],zero,[[T4]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T10]],0xff00
+; MIPS32: ori [[T10]],[[T10]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T10]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: andi [[T12]],[[T12]],0x1
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: andi [[T13]],[[T13]],0x1
+; MIPS32: sll [[T12]],[[T12]],0x1f
+; MIPS32: sll [[T13]],[[T13]],0x1f
+; MIPS32: xor [[T12]],[[T12]],[[T13]]
+; MIPS32: sltu [[T12]],zero,[[T12]]
+; MIPS32: srl [[T12]],[[T12]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T12]],[[T4]]
}
define internal <16 x i1> @test_icmp_v16i1_sgt(<16 x i1> %a, <16 x i1> %b) {
@@ -439,6 +4832,224 @@ entry:
ret <16 x i1> %res
; CHECK-LABEL: test_icmp_v16i1_sgt
; CHECK: pcmpgtb
+
+; MIPS32-LABEL: test_icmp_v16i1_sgt
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T1]],[[T1]],[[T0]]
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T0]],[[BV_E0]],0x8
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: slt [[T0]],[[T0]],[[T2]]
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T1]],[[T1]],[[T2]]
+; MIPS32: or [[T0]],[[T0]],[[T1]]
+; MIPS32: srl [[T2]],a0,0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T1]],[[T1]],[[T2]]
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T0]],[[T0]],[[T2]]
+; MIPS32: or [[T1]],[[T1]],[[T0]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: slt [[T4]],[[T4]],[[T3]]
+; MIPS32: srl [[T4]],[[T4]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x8
+; MIPS32: srl [[T1]],[[T1]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T3]],a1,0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: slt [[T2]],[[T2]],[[T3]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; MIPS32: srl [[T3]],a1,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: slt [[T5]],[[T5]],[[T3]]
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T2]],[[T2]],[[T3]]
+; MIPS32: or [[T5]],[[T5]],[[T2]]
+; MIPS32: srl [[T3]],a1,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T2]],[[BV_E1]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: slt [[T2]],[[T2]],[[T3]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T5]],[[T5]],[[T3]]
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: slt [[T7]],[[T7]],[[T6]]
+; MIPS32: srl [[T7]],[[T7]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: srl [[T2]],[[T2]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T7]],[[T2]]
+; MIPS32: andi [[T3]],a2,0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: andi [[T6]],[[BV_E2]],0xff
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: slt [[T6]],[[T6]],[[T3]]
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[T8]],0x8
+; MIPS32: or [[T6]],[[T6]],[[T8]]
+; MIPS32: srl [[T3]],a2,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: slt [[T2]],[[T2]],[[T3]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T6]],[[T6]],[[T3]]
+; MIPS32: or [[T2]],[[T2]],[[T6]]
+; MIPS32: srl [[T3]],a2,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T6]],[[BV_E2]],0x10
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: slt [[T6]],[[T6]],[[T3]]
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T3]]
+; MIPS32: or [[T6]],[[T6]],[[T2]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: andi [[T9]],[[T9]],0x1
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T9]],[[T9]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: slt [[T10]],[[T10]],[[T9]]
+; MIPS32: srl [[T10]],[[T10]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x8
+; MIPS32: srl [[T6]],[[T6]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T10]],[[T6]]
+; MIPS32: andi [[T3]],a3,0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: andi [[T6]],[[BV_E3]],0xff
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: slt [[T6]],[[T6]],[[T3]]
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[T11]],0x8
+; MIPS32: or [[T6]],[[T6]],[[T11]]
+; MIPS32: srl [[T3]],a3,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T9]],[[BV_E3]],0x8
+; MIPS32: andi [[T9]],[[T9]],0xff
+; MIPS32: andi [[T9]],[[T9]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T9]],[[T9]],0x1f
+; MIPS32: slt [[T9]],[[T9]],[[T3]]
+; MIPS32: andi [[T9]],[[T9]],0xff
+; MIPS32: sll [[T9]],[[T9]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T6]],[[T6]],[[T3]]
+; MIPS32: or [[T9]],[[T9]],[[T6]]
+; MIPS32: srl [[T3]],a3,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T6]],[[BV_E3]],0x10
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: slt [[T6]],[[T6]],[[T3]]
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T9]],[[T9]],[[T3]]
+; MIPS32: or [[T6]],[[T6]],[[T9]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: andi [[T12]],[[T12]],0x1
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: andi [[T13]],[[T13]],0x1
+; MIPS32: sll [[T12]],[[T12]],0x1f
+; MIPS32: sll [[T13]],[[T13]],0x1f
+; MIPS32: slt [[T13]],[[T13]],[[T12]]
+; MIPS32: srl [[T13]],[[T13]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x8
+; MIPS32: srl [[T6]],[[T6]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T13]],[[T6]]
}
define internal <16 x i1> @test_icmp_v16i1_sle(<16 x i1> %a, <16 x i1> %b) {
@@ -448,6 +5059,240 @@ entry:
; CHECK-LABEL: test_icmp_v16i1_sle
; CHECK: pcmpgtb
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v16i1_sle
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T1]],[[T1]],[[T0]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T0]],[[BV_E0]],0x8
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: slt [[T0]],[[T0]],[[T2]]
+; MIPS32: xori [[T0]],[[T0]],0x1
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T1]],[[T1]],[[T2]]
+; MIPS32: or [[T0]],[[T0]],[[T1]]
+; MIPS32: srl [[T2]],a0,0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T1]],[[T1]],[[T2]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T0]],[[T0]],[[T2]]
+; MIPS32: or [[T1]],[[T1]],[[T0]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: slt [[T4]],[[T4]],[[T3]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: srl [[T4]],[[T4]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x8
+; MIPS32: srl [[T1]],[[T1]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T3]],a1,0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: slt [[T2]],[[T2]],[[T3]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; MIPS32: srl [[T3]],a1,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: slt [[T5]],[[T5]],[[T3]]
+; MIPS32: xori [[T5]],[[T5]],0x1
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T2]],[[T2]],[[T3]]
+; MIPS32: or [[T5]],[[T5]],[[T2]]
+; MIPS32: srl [[T3]],a1,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T2]],[[BV_E1]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: slt [[T2]],[[T2]],[[T3]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T5]],[[T5]],[[T3]]
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: slt [[T7]],[[T7]],[[T6]]
+; MIPS32: xori [[T7]],[[T7]],0x1
+; MIPS32: srl [[T7]],[[T7]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: srl [[T2]],[[T2]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T7]],[[T2]]
+; MIPS32: andi [[T3]],a2,0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: andi [[T6]],[[BV_E2]],0xff
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: slt [[T6]],[[T6]],[[T3]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[T8]],0x8
+; MIPS32: or [[T6]],[[T6]],[[T8]]
+; MIPS32: srl [[T3]],a2,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: slt [[T2]],[[T2]],[[T3]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T6]],[[T6]],[[T3]]
+; MIPS32: or [[T2]],[[T2]],[[T6]]
+; MIPS32: srl [[T3]],a2,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T6]],[[BV_E2]],0x10
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: slt [[T6]],[[T6]],[[T3]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T3]]
+; MIPS32: or [[T6]],[[T6]],[[T2]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: andi [[T9]],[[T9]],0x1
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T9]],[[T9]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: slt [[T10]],[[T10]],[[T9]]
+; MIPS32: xori [[T10]],[[T10]],0x1
+; MIPS32: srl [[T10]],[[T10]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x8
+; MIPS32: srl [[T6]],[[T6]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T10]],[[T6]]
+; MIPS32: andi [[T3]],a3,0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: andi [[T6]],[[BV_E3]],0xff
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: slt [[T6]],[[T6]],[[T3]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[T11]],0x8
+; MIPS32: or [[T6]],[[T6]],[[T11]]
+; MIPS32: srl [[T3]],a3,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T9]],[[BV_E3]],0x8
+; MIPS32: andi [[T9]],[[T9]],0xff
+; MIPS32: andi [[T9]],[[T9]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T9]],[[T9]],0x1f
+; MIPS32: slt [[T9]],[[T9]],[[T3]]
+; MIPS32: xori [[T9]],[[T9]],0x1
+; MIPS32: andi [[T9]],[[T9]],0xff
+; MIPS32: sll [[T9]],[[T9]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T6]],[[T6]],[[T3]]
+; MIPS32: or [[T9]],[[T9]],[[T6]]
+; MIPS32: srl [[T3]],a3,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T6]],[[BV_E3]],0x10
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: slt [[T6]],[[T6]],[[T3]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T9]],[[T9]],[[T3]]
+; MIPS32: or [[T6]],[[T6]],[[T9]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: andi [[T12]],[[T12]],0x1
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: andi [[T13]],[[T13]],0x1
+; MIPS32: sll [[T12]],[[T12]],0x1f
+; MIPS32: sll [[T13]],[[T13]],0x1f
+; MIPS32: slt [[T13]],[[T13]],[[T12]]
+; MIPS32: xori [[T13]],[[T13]],0x1
+; MIPS32: srl [[T13]],[[T13]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x8
+; MIPS32: srl [[T6]],[[T6]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T13]],[[T6]]
}
define internal <16 x i1> @test_icmp_v16i1_slt(<16 x i1> %a, <16 x i1> %b) {
@@ -456,6 +5301,224 @@ entry:
ret <16 x i1> %res
; CHECK-LABEL: test_icmp_v16i1_slt
; CHECK: pcmpgtb
+
+; MIPS32-LABEL: test_icmp_v16i1_slt
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T0]],[[T0]],[[T1]]
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T1]],[[BV_E0]],0x8
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T2]],[[T2]],[[T1]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T1]],0xffff
+; MIPS32: ori [[T1]],[[T1]],0xff
+; MIPS32: and [[T0]],[[T0]],[[T1]]
+; MIPS32: or [[T2]],[[T2]],[[T0]]
+; MIPS32: srl [[T0]],a0,0x10
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: slt [[T0]],[[T0]],[[T1]]
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: lui [[T1]],0xff00
+; MIPS32: ori [[T1]],[[T1]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T1]]
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: slt [[T3]],[[T3]],[[T4]]
+; MIPS32: srl [[T3]],[[T3]],0x18
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: srl [[T0]],[[T0]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T4]],a1,0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: slt [[T4]],[[T4]],[[T2]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T5]]
+; MIPS32: srl [[T2]],a1,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: slt [[T2]],[[T2]],[[T5]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T5]],0xffff
+; MIPS32: ori [[T5]],[[T5]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T5]]
+; MIPS32: or [[T2]],[[T2]],[[T4]]
+; MIPS32: srl [[T4]],a1,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T5]],[[BV_E1]],0x10
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: slt [[T4]],[[T4]],[[T5]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T5]],0xff00
+; MIPS32: ori [[T5]],[[T5]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T5]]
+; MIPS32: or [[T4]],[[T4]],[[T2]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: slt [[T6]],[[T6]],[[T7]]
+; MIPS32: srl [[T6]],[[T6]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T6]],[[T4]]
+; MIPS32: andi [[T4]],a2,0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: andi [[T7]],[[BV_E2]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: slt [[T4]],[[T4]],[[T7]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[T8]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T8]]
+; MIPS32: srl [[T7]],a2,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: slt [[T7]],[[T7]],[[T2]]
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T2]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a2,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T2]],[[BV_E2]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: slt [[T4]],[[T4]],[[T2]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T2]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: andi [[T9]],[[T9]],0x1
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T9]],[[T9]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: slt [[T9]],[[T9]],[[T10]]
+; MIPS32: srl [[T9]],[[T9]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T9]],[[T4]]
+; MIPS32: andi [[T4]],a3,0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: andi [[T7]],[[BV_E3]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: slt [[T4]],[[T4]],[[T7]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[T11]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T11]]
+; MIPS32: srl [[T7]],a3,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: srl [[T10]],[[BV_E3]],0x8
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: slt [[T7]],[[T7]],[[T10]]
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T10]],0xffff
+; MIPS32: ori [[T10]],[[T10]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T10]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a3,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T10]],[[BV_E3]],0x10
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: slt [[T4]],[[T4]],[[T10]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T10]],0xff00
+; MIPS32: ori [[T10]],[[T10]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T10]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: andi [[T12]],[[T12]],0x1
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: andi [[T13]],[[T13]],0x1
+; MIPS32: sll [[T12]],[[T12]],0x1f
+; MIPS32: sll [[T13]],[[T13]],0x1f
+; MIPS32: slt [[T12]],[[T12]],[[T13]]
+; MIPS32: srl [[T12]],[[T12]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T12]],[[T4]]
}
define internal <16 x i1> @test_icmp_v16i1_uge(<16 x i1> %a, <16 x i1> %b) {
@@ -466,6 +5529,240 @@ entry:
; CHECK: pxor
; CHECK: pcmpgtb
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v16i1_uge
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T0]],[[T0]],[[T1]]
+; MIPS32: xori [[T0]],[[T0]],0x1
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T1]],[[BV_E0]],0x8
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T2]],[[T2]],[[T1]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T1]],0xffff
+; MIPS32: ori [[T1]],[[T1]],0xff
+; MIPS32: and [[T0]],[[T0]],[[T1]]
+; MIPS32: or [[T2]],[[T2]],[[T0]]
+; MIPS32: srl [[T0]],a0,0x10
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T0]],[[T0]],[[T1]]
+; MIPS32: xori [[T0]],[[T0]],0x1
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: lui [[T1]],0xff00
+; MIPS32: ori [[T1]],[[T1]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T1]]
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T3]],[[T3]],[[T4]]
+; MIPS32: xori [[T3]],[[T3]],0x1
+; MIPS32: srl [[T3]],[[T3]],0x18
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: srl [[T0]],[[T0]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T4]],a1,0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T2]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T5]]
+; MIPS32: srl [[T2]],a1,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: sltu [[T2]],[[T2]],[[T5]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T5]],0xffff
+; MIPS32: ori [[T5]],[[T5]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T5]]
+; MIPS32: or [[T2]],[[T2]],[[T4]]
+; MIPS32: srl [[T4]],a1,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T5]],[[BV_E1]],0x10
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T5]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T5]],0xff00
+; MIPS32: ori [[T5]],[[T5]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T5]]
+; MIPS32: or [[T4]],[[T4]],[[T2]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sltu [[T6]],[[T6]],[[T7]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: srl [[T6]],[[T6]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T6]],[[T4]]
+; MIPS32: andi [[T4]],a2,0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: andi [[T7]],[[BV_E2]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T7]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[T8]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T8]]
+; MIPS32: srl [[T7]],a2,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sltu [[T7]],[[T7]],[[T2]]
+; MIPS32: xori [[T7]],[[T7]],0x1
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T2]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a2,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T2]],[[BV_E2]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T2]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T2]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: andi [[T9]],[[T9]],0x1
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T9]],[[T9]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: sltu [[T9]],[[T9]],[[T10]]
+; MIPS32: xori [[T9]],[[T9]],0x1
+; MIPS32: srl [[T9]],[[T9]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T9]],[[T4]]
+; MIPS32: andi [[T4]],a3,0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: andi [[T7]],[[BV_E3]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T7]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[T11]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T11]]
+; MIPS32: srl [[T7]],a3,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: srl [[T10]],[[BV_E3]],0x8
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: sltu [[T7]],[[T7]],[[T10]]
+; MIPS32: xori [[T7]],[[T7]],0x1
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T10]],0xffff
+; MIPS32: ori [[T10]],[[T10]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T10]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a3,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T10]],[[BV_E3]],0x10
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T10]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T10]],0xff00
+; MIPS32: ori [[T10]],[[T10]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T10]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: andi [[T12]],[[T12]],0x1
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: andi [[T13]],[[T13]],0x1
+; MIPS32: sll [[T12]],[[T12]],0x1f
+; MIPS32: sll [[T13]],[[T13]],0x1f
+; MIPS32: sltu [[T12]],[[T12]],[[T13]]
+; MIPS32: xori [[T12]],[[T12]],0x1
+; MIPS32: srl [[T12]],[[T12]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T12]],[[T4]]
}
define internal <16 x i1> @test_icmp_v16i1_ugt(<16 x i1> %a, <16 x i1> %b) {
@@ -475,6 +5772,224 @@ entry:
; CHECK-LABEL: test_icmp_v16i1_ugt
; CHECK: pxor
; CHECK: pcmpgtb
+
+; MIPS32-LABEL: test_icmp_v16i1_ugt
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T1]],[[T1]],[[T0]]
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T0]],[[BV_E0]],0x8
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sltu [[T0]],[[T0]],[[T2]]
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T1]],[[T1]],[[T2]]
+; MIPS32: or [[T0]],[[T0]],[[T1]]
+; MIPS32: srl [[T2]],a0,0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T1]],[[T1]],[[T2]]
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T0]],[[T0]],[[T2]]
+; MIPS32: or [[T1]],[[T1]],[[T0]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T3]]
+; MIPS32: srl [[T4]],[[T4]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x8
+; MIPS32: srl [[T1]],[[T1]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T3]],a1,0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sltu [[T2]],[[T2]],[[T3]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; MIPS32: srl [[T3]],a1,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: sltu [[T5]],[[T5]],[[T3]]
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T2]],[[T2]],[[T3]]
+; MIPS32: or [[T5]],[[T5]],[[T2]]
+; MIPS32: srl [[T3]],a1,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T2]],[[BV_E1]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sltu [[T2]],[[T2]],[[T3]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T5]],[[T5]],[[T3]]
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sltu [[T7]],[[T7]],[[T6]]
+; MIPS32: srl [[T7]],[[T7]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: srl [[T2]],[[T2]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T7]],[[T2]]
+; MIPS32: andi [[T3]],a2,0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: andi [[T6]],[[BV_E2]],0xff
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sltu [[T6]],[[T6]],[[T3]]
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[T8]],0x8
+; MIPS32: or [[T6]],[[T6]],[[T8]]
+; MIPS32: srl [[T3]],a2,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sltu [[T2]],[[T2]],[[T3]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T6]],[[T6]],[[T3]]
+; MIPS32: or [[T2]],[[T2]],[[T6]]
+; MIPS32: srl [[T3]],a2,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T6]],[[BV_E2]],0x10
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sltu [[T6]],[[T6]],[[T3]]
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T3]]
+; MIPS32: or [[T6]],[[T6]],[[T2]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: andi [[T9]],[[T9]],0x1
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T9]],[[T9]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: sltu [[T10]],[[T10]],[[T9]]
+; MIPS32: srl [[T10]],[[T10]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x8
+; MIPS32: srl [[T6]],[[T6]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T10]],[[T6]]
+; MIPS32: andi [[T3]],a3,0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: andi [[T6]],[[BV_E3]],0xff
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sltu [[T6]],[[T6]],[[T3]]
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[T11]],0x8
+; MIPS32: or [[T6]],[[T6]],[[T11]]
+; MIPS32: srl [[T3]],a3,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T9]],[[BV_E3]],0x8
+; MIPS32: andi [[T9]],[[T9]],0xff
+; MIPS32: andi [[T9]],[[T9]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T9]],[[T9]],0x1f
+; MIPS32: sltu [[T9]],[[T9]],[[T3]]
+; MIPS32: andi [[T9]],[[T9]],0xff
+; MIPS32: sll [[T9]],[[T9]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T6]],[[T6]],[[T3]]
+; MIPS32: or [[T9]],[[T9]],[[T6]]
+; MIPS32: srl [[T3]],a3,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T6]],[[BV_E3]],0x10
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sltu [[T6]],[[T6]],[[T3]]
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T9]],[[T9]],[[T3]]
+; MIPS32: or [[T6]],[[T6]],[[T9]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: andi [[T12]],[[T12]],0x1
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: andi [[T13]],[[T13]],0x1
+; MIPS32: sll [[T12]],[[T12]],0x1f
+; MIPS32: sll [[T13]],[[T13]],0x1f
+; MIPS32: sltu [[T13]],[[T13]],[[T12]]
+; MIPS32: srl [[T13]],[[T13]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x8
+; MIPS32: srl [[T6]],[[T6]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T13]],[[T6]]
}
define internal <16 x i1> @test_icmp_v16i1_ule(<16 x i1> %a, <16 x i1> %b) {
@@ -485,6 +6000,240 @@ entry:
; CHECK: pxor
; CHECK: pcmpgtb
; CHECK: pxor
+
+; MIPS32-LABEL: test_icmp_v16i1_ule
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T1]],[[T1]],[[T0]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: or [[T1]],[[T1]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T0]],[[BV_E0]],0x8
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sltu [[T0]],[[T0]],[[T2]]
+; MIPS32: xori [[T0]],[[T0]],0x1
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T1]],[[T1]],[[T2]]
+; MIPS32: or [[T0]],[[T0]],[[T1]]
+; MIPS32: srl [[T2]],a0,0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T1]],[[T1]],[[T2]]
+; MIPS32: xori [[T1]],[[T1]],0x1
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: sll [[T1]],[[T1]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T0]],[[T0]],[[T2]]
+; MIPS32: or [[T1]],[[T1]],[[T0]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T3]]
+; MIPS32: xori [[T4]],[[T4]],0x1
+; MIPS32: srl [[T4]],[[T4]],0x18
+; MIPS32: sll [[T1]],[[T1]],0x8
+; MIPS32: srl [[T1]],[[T1]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T4]],[[T1]]
+; MIPS32: andi [[T3]],a1,0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sltu [[T2]],[[T2]],[[T3]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; MIPS32: srl [[T3]],a1,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: sltu [[T5]],[[T5]],[[T3]]
+; MIPS32: xori [[T5]],[[T5]],0x1
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T2]],[[T2]],[[T3]]
+; MIPS32: or [[T5]],[[T5]],[[T2]]
+; MIPS32: srl [[T3]],a1,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T2]],[[BV_E1]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sltu [[T2]],[[T2]],[[T3]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T5]],[[T5]],[[T3]]
+; MIPS32: or [[T2]],[[T2]],[[T5]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sltu [[T7]],[[T7]],[[T6]]
+; MIPS32: xori [[T7]],[[T7]],0x1
+; MIPS32: srl [[T7]],[[T7]],0x18
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: srl [[T2]],[[T2]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T7]],[[T2]]
+; MIPS32: andi [[T3]],a2,0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: andi [[T6]],[[BV_E2]],0xff
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sltu [[T6]],[[T6]],[[T3]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[T8]],0x8
+; MIPS32: or [[T6]],[[T6]],[[T8]]
+; MIPS32: srl [[T3]],a2,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sltu [[T2]],[[T2]],[[T3]]
+; MIPS32: xori [[T2]],[[T2]],0x1
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T6]],[[T6]],[[T3]]
+; MIPS32: or [[T2]],[[T2]],[[T6]]
+; MIPS32: srl [[T3]],a2,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T6]],[[BV_E2]],0x10
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sltu [[T6]],[[T6]],[[T3]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T3]]
+; MIPS32: or [[T6]],[[T6]],[[T2]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: andi [[T9]],[[T9]],0x1
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T9]],[[T9]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: sltu [[T10]],[[T10]],[[T9]]
+; MIPS32: xori [[T10]],[[T10]],0x1
+; MIPS32: srl [[T10]],[[T10]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x8
+; MIPS32: srl [[T6]],[[T6]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T10]],[[T6]]
+; MIPS32: andi [[T3]],a3,0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: andi [[T6]],[[BV_E3]],0xff
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sltu [[T6]],[[T6]],[[T3]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[T11]],0x8
+; MIPS32: or [[T6]],[[T6]],[[T11]]
+; MIPS32: srl [[T3]],a3,0x8
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T9]],[[BV_E3]],0x8
+; MIPS32: andi [[T9]],[[T9]],0xff
+; MIPS32: andi [[T9]],[[T9]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T9]],[[T9]],0x1f
+; MIPS32: sltu [[T9]],[[T9]],[[T3]]
+; MIPS32: xori [[T9]],[[T9]],0x1
+; MIPS32: andi [[T9]],[[T9]],0xff
+; MIPS32: sll [[T9]],[[T9]],0x8
+; MIPS32: lui [[T3]],0xffff
+; MIPS32: ori [[T3]],[[T3]],0xff
+; MIPS32: and [[T6]],[[T6]],[[T3]]
+; MIPS32: or [[T9]],[[T9]],[[T6]]
+; MIPS32: srl [[T3]],a3,0x10
+; MIPS32: andi [[T3]],[[T3]],0xff
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T6]],[[BV_E3]],0x10
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sltu [[T6]],[[T6]],[[T3]]
+; MIPS32: xori [[T6]],[[T6]],0x1
+; MIPS32: andi [[T6]],[[T6]],0xff
+; MIPS32: sll [[T6]],[[T6]],0x10
+; MIPS32: lui [[T3]],0xff00
+; MIPS32: ori [[T3]],[[T3]],0xffff
+; MIPS32: and [[T9]],[[T9]],[[T3]]
+; MIPS32: or [[T6]],[[T6]],[[T9]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: andi [[T12]],[[T12]],0x1
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: andi [[T13]],[[T13]],0x1
+; MIPS32: sll [[T12]],[[T12]],0x1f
+; MIPS32: sll [[T13]],[[T13]],0x1f
+; MIPS32: sltu [[T13]],[[T13]],[[T12]]
+; MIPS32: xori [[T13]],[[T13]],0x1
+; MIPS32: srl [[T13]],[[T13]],0x18
+; MIPS32: sll [[T6]],[[T6]],0x8
+; MIPS32: srl [[T6]],[[T6]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T13]],[[T6]]
}
define internal <16 x i1> @test_icmp_v16i1_ult(<16 x i1> %a, <16 x i1> %b) {
@@ -494,4 +6243,222 @@ entry:
; CHECK-LABEL: test_icmp_v16i1_ult
; CHECK: pxor
; CHECK: pcmpgtb
+
+; MIPS32-LABEL: test_icmp_v16i1_ult
+; MIPS32: lw [[BV_E0:.*]],
+; MIPS32: lw [[BV_E1:.*]],
+; MIPS32: lw [[BV_E2:.*]],
+; MIPS32: lw [[BV_E3:.*]],
+; MIPS32: move [[TV_E0:.*]],zero
+; MIPS32: move [[TV_E1:.*]],zero
+; MIPS32: move [[TV_E2:.*]],zero
+; MIPS32: move [[TV_E3:.*]],zero
+; MIPS32: andi [[T0:.*]],a0,0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: andi [[T1:.*]],[[BV_E0]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T0]],[[T0]],[[T1]]
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: srl [[T2:.*]],[[TV_E0]],0x8
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T2]],a0,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T1]],[[BV_E0]],0x8
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T2]],[[T2]],[[T1]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T1]],0xffff
+; MIPS32: ori [[T1]],[[T1]],0xff
+; MIPS32: and [[T0]],[[T0]],[[T1]]
+; MIPS32: or [[T2]],[[T2]],[[T0]]
+; MIPS32: srl [[T0]],a0,0x10
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: andi [[T0]],[[T0]],0x1
+; MIPS32: srl [[T1]],[[BV_E0]],0x10
+; MIPS32: andi [[T1]],[[T1]],0xff
+; MIPS32: andi [[T1]],[[T1]],0x1
+; MIPS32: sll [[T0]],[[T0]],0x1f
+; MIPS32: sll [[T1]],[[T1]],0x1f
+; MIPS32: sltu [[T0]],[[T0]],[[T1]]
+; MIPS32: andi [[T0]],[[T0]],0xff
+; MIPS32: sll [[T0]],[[T0]],0x10
+; MIPS32: lui [[T1]],0xff00
+; MIPS32: ori [[T1]],[[T1]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T1]]
+; MIPS32: or [[T0]],[[T0]],[[T2]]
+; MIPS32: srl [[T3:.*]],a0,0x18
+; MIPS32: andi [[T3]],[[T3]],0x1
+; MIPS32: srl [[T4:.*]],[[BV_E0]],0x18
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: sll [[T3]],[[T3]],0x1f
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sltu [[T3]],[[T3]],[[T4]]
+; MIPS32: srl [[T3]],[[T3]],0x18
+; MIPS32: sll [[T0]],[[T0]],0x8
+; MIPS32: srl [[T0]],[[T0]],0x8
+; MIPS32: or [[RV_E0:.*]],[[T3]],[[T0]]
+; MIPS32: andi [[T4]],a1,0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: andi [[T2]],[[BV_E1]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T2]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T5:.*]],[[TV_E1]],0x8
+; MIPS32: sll [[T5]],[[T5]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T5]]
+; MIPS32: srl [[T2]],a1,0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: srl [[T5]],[[BV_E1]],0x8
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: sltu [[T2]],[[T2]],[[T5]]
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: sll [[T2]],[[T2]],0x8
+; MIPS32: lui [[T5]],0xffff
+; MIPS32: ori [[T5]],[[T5]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T5]]
+; MIPS32: or [[T2]],[[T2]],[[T4]]
+; MIPS32: srl [[T4]],a1,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T5]],[[BV_E1]],0x10
+; MIPS32: andi [[T5]],[[T5]],0xff
+; MIPS32: andi [[T5]],[[T5]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T5]],[[T5]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T5]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T5]],0xff00
+; MIPS32: ori [[T5]],[[T5]],0xffff
+; MIPS32: and [[T2]],[[T2]],[[T5]]
+; MIPS32: or [[T4]],[[T4]],[[T2]]
+; MIPS32: srl [[T6:.*]],a1,0x18
+; MIPS32: andi [[T6]],[[T6]],0x1
+; MIPS32: srl [[T7:.*]],[[BV_E1]],0x18
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T6]],[[T6]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sltu [[T6]],[[T6]],[[T7]]
+; MIPS32: srl [[T6]],[[T6]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E1:.*]],[[T6]],[[T4]]
+; MIPS32: andi [[T4]],a2,0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: andi [[T7]],[[BV_E2]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T7]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T8:.*]],[[TV_E2]],0x8
+; MIPS32: sll [[T8]],[[T8]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T8]]
+; MIPS32: srl [[T7]],a2,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: srl [[T2]],[[BV_E2]],0x8
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sltu [[T7]],[[T7]],[[T2]]
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T2]],0xffff
+; MIPS32: ori [[T2]],[[T2]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T2]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a2,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T2]],[[BV_E2]],0x10
+; MIPS32: andi [[T2]],[[T2]],0xff
+; MIPS32: andi [[T2]],[[T2]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T2]],[[T2]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T2]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T2]],0xff00
+; MIPS32: ori [[T2]],[[T2]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T2]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T9:.*]],a2,0x18
+; MIPS32: andi [[T9]],[[T9]],0x1
+; MIPS32: srl [[T10:.*]],[[BV_E2]],0x18
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T9]],[[T9]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: sltu [[T9]],[[T9]],[[T10]]
+; MIPS32: srl [[T9]],[[T9]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E2:.*]],[[T9]],[[T4]]
+; MIPS32: andi [[T4]],a3,0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: andi [[T7]],[[BV_E3]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T7]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: srl [[T11:.*]],[[TV_E3]],0x8
+; MIPS32: sll [[T11]],[[T11]],0x8
+; MIPS32: or [[T4]],[[T4]],[[T11]]
+; MIPS32: srl [[T7]],a3,0x8
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: andi [[T7]],[[T7]],0x1
+; MIPS32: srl [[T10]],[[BV_E3]],0x8
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T7]],[[T7]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: sltu [[T7]],[[T7]],[[T10]]
+; MIPS32: andi [[T7]],[[T7]],0xff
+; MIPS32: sll [[T7]],[[T7]],0x8
+; MIPS32: lui [[T10]],0xffff
+; MIPS32: ori [[T10]],[[T10]],0xff
+; MIPS32: and [[T4]],[[T4]],[[T10]]
+; MIPS32: or [[T7]],[[T7]],[[T4]]
+; MIPS32: srl [[T4]],a3,0x10
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: andi [[T4]],[[T4]],0x1
+; MIPS32: srl [[T10]],[[BV_E3]],0x10
+; MIPS32: andi [[T10]],[[T10]],0xff
+; MIPS32: andi [[T10]],[[T10]],0x1
+; MIPS32: sll [[T4]],[[T4]],0x1f
+; MIPS32: sll [[T10]],[[T10]],0x1f
+; MIPS32: sltu [[T4]],[[T4]],[[T10]]
+; MIPS32: andi [[T4]],[[T4]],0xff
+; MIPS32: sll [[T4]],[[T4]],0x10
+; MIPS32: lui [[T10]],0xff00
+; MIPS32: ori [[T10]],[[T10]],0xffff
+; MIPS32: and [[T7]],[[T7]],[[T10]]
+; MIPS32: or [[T4]],[[T4]],[[T7]]
+; MIPS32: srl [[T12:.*]],a3,0x18
+; MIPS32: andi [[T12]],[[T12]],0x1
+; MIPS32: srl [[T13:.*]],[[BV_E3]],0x18
+; MIPS32: andi [[T13]],[[T13]],0x1
+; MIPS32: sll [[T12]],[[T12]],0x1f
+; MIPS32: sll [[T13]],[[T13]],0x1f
+; MIPS32: sltu [[T12]],[[T12]],[[T13]]
+; MIPS32: srl [[T12]],[[T12]],0x18
+; MIPS32: sll [[T4]],[[T4]],0x8
+; MIPS32: srl [[T4]],[[T4]],0x8
+; MIPS32: or [[RV_E3:.*]],[[T12]],[[T4]]
}
« no previous file with comments | « tests_lit/llvm2ice_tests/vector-fcmp.ll ('k') | tests_lit/llvm2ice_tests/vector-ops.ll » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698