Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(99)

Unified Diff: src/IceTargetLoweringMIPS32.h

Issue 2356293002: Subzero, MIPS32: Instruction NOR, pseudoinstruction NOT (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Addressing review comments Created 4 years, 3 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « src/IceInstMIPS32.cpp ('k') | no next file » | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: src/IceTargetLoweringMIPS32.h
diff --git a/src/IceTargetLoweringMIPS32.h b/src/IceTargetLoweringMIPS32.h
index 7e87f0435ad41c4d8498f117e02b210005419155..04368dc74e15455fc81c3c08ea9500a8d729e037 100644
--- a/src/IceTargetLoweringMIPS32.h
+++ b/src/IceTargetLoweringMIPS32.h
@@ -424,6 +424,14 @@ public:
void _nop() { Context.insert<InstMIPS32Sll>(getZero(), getZero(), 0); }
+ void _nor(Variable *Dest, Variable *Src0, Variable *Src1) {
+ Context.insert<InstMIPS32Nor>(Dest, Src0, Src1);
+ }
+
+ void _not(Variable *Dest, Variable *Src0) {
+ Context.insert<InstMIPS32Nor>(Dest, Src0, getZero());
+ }
+
void _or(Variable *Dest, Variable *Src0, Variable *Src1) {
Context.insert<InstMIPS32Or>(Dest, Src0, Src1);
}
« no previous file with comments | « src/IceInstMIPS32.cpp ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698