OLD | NEW |
1 //===- subzero/src/IceTargetLoweringMIPS32.h - MIPS32 lowering ---*- C++-*-===// | 1 //===- subzero/src/IceTargetLoweringMIPS32.h - MIPS32 lowering ---*- C++-*-===// |
2 // | 2 // |
3 // The Subzero Code Generator | 3 // The Subzero Code Generator |
4 // | 4 // |
5 // This file is distributed under the University of Illinois Open Source | 5 // This file is distributed under the University of Illinois Open Source |
6 // License. See LICENSE.TXT for details. | 6 // License. See LICENSE.TXT for details. |
7 // | 7 // |
8 //===----------------------------------------------------------------------===// | 8 //===----------------------------------------------------------------------===// |
9 /// | 9 /// |
10 /// \file | 10 /// \file |
(...skipping 406 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
417 void _mult(Variable *Dest, Variable *Src0, Variable *Src1) { | 417 void _mult(Variable *Dest, Variable *Src0, Variable *Src1) { |
418 Context.insert<InstMIPS32Mult>(Dest, Src0, Src1); | 418 Context.insert<InstMIPS32Mult>(Dest, Src0, Src1); |
419 } | 419 } |
420 | 420 |
421 void _multu(Variable *Dest, Variable *Src0, Variable *Src1) { | 421 void _multu(Variable *Dest, Variable *Src0, Variable *Src1) { |
422 Context.insert<InstMIPS32Multu>(Dest, Src0, Src1); | 422 Context.insert<InstMIPS32Multu>(Dest, Src0, Src1); |
423 } | 423 } |
424 | 424 |
425 void _nop() { Context.insert<InstMIPS32Sll>(getZero(), getZero(), 0); } | 425 void _nop() { Context.insert<InstMIPS32Sll>(getZero(), getZero(), 0); } |
426 | 426 |
| 427 void _nor(Variable *Dest, Variable *Src0, Variable *Src1) { |
| 428 Context.insert<InstMIPS32Nor>(Dest, Src0, Src1); |
| 429 } |
| 430 |
| 431 void _not(Variable *Dest, Variable *Src0) { |
| 432 Context.insert<InstMIPS32Nor>(Dest, Src0, getZero()); |
| 433 } |
| 434 |
427 void _or(Variable *Dest, Variable *Src0, Variable *Src1) { | 435 void _or(Variable *Dest, Variable *Src0, Variable *Src1) { |
428 Context.insert<InstMIPS32Or>(Dest, Src0, Src1); | 436 Context.insert<InstMIPS32Or>(Dest, Src0, Src1); |
429 } | 437 } |
430 | 438 |
431 void _ori(Variable *Dest, Variable *Src, uint32_t Imm) { | 439 void _ori(Variable *Dest, Variable *Src, uint32_t Imm) { |
432 Context.insert<InstMIPS32Ori>(Dest, Src, Imm); | 440 Context.insert<InstMIPS32Ori>(Dest, Src, Imm); |
433 } | 441 } |
434 | 442 |
435 void _sdc1(Variable *Value, OperandMIPS32Mem *Mem) { | 443 void _sdc1(Variable *Value, OperandMIPS32Mem *Mem) { |
436 Context.insert<InstMIPS32Sdc1>(Value, Mem); | 444 Context.insert<InstMIPS32Sdc1>(Value, Mem); |
(...skipping 412 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
849 explicit TargetHeaderMIPS32(GlobalContext *Ctx); | 857 explicit TargetHeaderMIPS32(GlobalContext *Ctx); |
850 | 858 |
851 private: | 859 private: |
852 ~TargetHeaderMIPS32() = default; | 860 ~TargetHeaderMIPS32() = default; |
853 }; | 861 }; |
854 | 862 |
855 } // end of namespace MIPS32 | 863 } // end of namespace MIPS32 |
856 } // end of namespace Ice | 864 } // end of namespace Ice |
857 | 865 |
858 #endif // SUBZERO_SRC_ICETARGETLOWERINGMIPS32_H | 866 #endif // SUBZERO_SRC_ICETARGETLOWERINGMIPS32_H |
OLD | NEW |