Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(25)

Unified Diff: src/IceTargetLoweringMIPS32.cpp

Issue 2223783002: [SubZero][MIPS32]: Add return registers for float/double types in lowerCall (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Created 4 years, 4 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « no previous file | no next file » | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: src/IceTargetLoweringMIPS32.cpp
diff --git a/src/IceTargetLoweringMIPS32.cpp b/src/IceTargetLoweringMIPS32.cpp
index f4cdb421e579fa7e36cfecc7540dfa1b134cffcd..7a91331cd8aa95362b94b4553e8c71a5ed644a99 100644
--- a/src/IceTargetLoweringMIPS32.cpp
+++ b/src/IceTargetLoweringMIPS32.cpp
@@ -1768,9 +1768,12 @@ void TargetMIPS32::lowerCall(const InstCall *Instr) {
ReturnRegHi = I32Reg(RegMIPS32::Reg_V1);
break;
case IceType_f32:
+ ReturnReg = makeReg(Dest->getType(), RegMIPS32::Reg_F0);
+ break;
case IceType_f64:
- UnimplementedLoweringError(this, Instr);
- return;
+ ReturnReg = makeReg(IceType_f32, RegMIPS32::Reg_F0);
+ ReturnRegHi = makeReg(IceType_f32, RegMIPS32::Reg_F1);
+ break;
case IceType_v4i1:
case IceType_v8i1:
case IceType_v16i1:
« no previous file with comments | « no previous file | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698