src/compiler/mips64/instruction-codes-mips64.h - Issue 2122853002: Implement UnaligedLoad and UnaligedStore turbofan operators.

Keyboard Shortcuts

	File
u :	up to issue
j / k :	jump to file after / before current file
J / K :	jump to next file with a comment after / before current file
	Side-by-side diff
i :	toggle intra-line diffs
e :	expand all comments
c :	collapse all comments
s :	toggle showing all comments
n / p :	next / previous diff chunk or comment
N / P :	next / previous comment
<Up> / <Down> :	next / previous line

	Issue
u :	up to list of issues
j / k :	jump to patch after / before current patch
o / <Enter> :	open current patch in side-by-side view
i :	open current patch in unified diff view

	Issue List
j / k :	jump to issue after / before current issue
o / <Enter> :	open current issue

Unified Diff: src/compiler/mips64/instruction-codes-mips64.h

Issue 2122853002: Implement UnaligedLoad and UnaligedStore turbofan operators. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master

Patch Set: Created 4 years, 5 months ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

View side-by-side diff with in-line comments

Download patch

« src/compiler/mips/instruction-selector-mips.cc ('K') | « src/compiler/mips64/code-generator-mips64.cc ('k') | src/compiler/mips64/instruction-selector-mips64.cc » ('j') | src/compiler/wasm-compiler.cc » ('J')
Expand Comments ('e') | Collapse Comments ('c') | Hide Comments ('s')

Index: src/compiler/mips64/instruction-codes-mips64.h

diff --git a/src/compiler/mips64/instruction-codes-mips64.h b/src/compiler/mips64/instruction-codes-mips64.h

index 67c84f18374adec818bb28f434f1218ac3b05c64..ddab9727974c58008c35d328a815f93fc56f46f3 100644

--- a/src/compiler/mips64/instruction-codes-mips64.h

+++ b/src/compiler/mips64/instruction-codes-mips64.h

@@ -116,17 +116,29 @@ namespace compiler {

V(Mips64Lbu) \

V(Mips64Sb) \

V(Mips64Lh) \

+ V(Mips64Ulh) \

V(Mips64Lhu) \

+ V(Mips64Ulhu) \

V(Mips64Sh) \

+ V(Mips64Ush) \

+ V(Mips64Ld) \

+ V(Mips64Uld) \

V(Mips64Lw) \

+ V(Mips64Ulw) \

V(Mips64Lwu) \

+ V(Mips64Ulwu) \

V(Mips64Sw) \

- V(Mips64Ld) \

+ V(Mips64Usw) \

V(Mips64Sd) \

+ V(Mips64Usd) \

V(Mips64Lwc1) \

+ V(Mips64Ulwc1) \

V(Mips64Swc1) \

+ V(Mips64Uswc1) \

V(Mips64Ldc1) \

+ V(Mips64Uldc1) \

V(Mips64Sdc1) \

+ V(Mips64Usdc1) \

V(Mips64BitcastDL) \

V(Mips64BitcastLD) \

V(Mips64Float64ExtractLowWord32) \