Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(23)

Unified Diff: src/IceTargetLoweringMIPS32.h

Issue 2024183002: Subzero, MIPS32: Floating point load/store and format conversion instructions (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Unimeplemented instructions removed Created 4 years, 7 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
« no previous file with comments | « src/IceInstMIPS32.cpp ('k') | src/IceTargetLoweringMIPS32.cpp » ('j') | no next file with comments »
Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
Index: src/IceTargetLoweringMIPS32.h
diff --git a/src/IceTargetLoweringMIPS32.h b/src/IceTargetLoweringMIPS32.h
index 5586004af46002e45e652ee853dfc7067f903e32..3366dcea677cec844f82fdebbc75e05d8250ee9f 100644
--- a/src/IceTargetLoweringMIPS32.h
+++ b/src/IceTargetLoweringMIPS32.h
@@ -191,6 +191,30 @@ public:
Context.insert<InstMIPS32Addiu>(Dest, Src, Imm);
}
+ void _cvt_d_l(Variable *Dest, Variable *Src) {
+ Context.insert<InstMIPS32Cvt_d_l>(Dest, Src);
+ }
+
+ void _cvt_d_s(Variable *Dest, Variable *Src) {
+ Context.insert<InstMIPS32Cvt_d_s>(Dest, Src);
+ }
+
+ void _cvt_d_w(Variable *Dest, Variable *Src) {
+ Context.insert<InstMIPS32Cvt_d_w>(Dest, Src);
+ }
+
+ void _cvt_s_d(Variable *Dest, Variable *Src) {
+ Context.insert<InstMIPS32Cvt_s_d>(Dest, Src);
+ }
+
+ void _cvt_s_l(Variable *Dest, Variable *Src) {
+ Context.insert<InstMIPS32Cvt_s_l>(Dest, Src);
+ }
+
+ void _cvt_s_w(Variable *Dest, Variable *Src) {
+ Context.insert<InstMIPS32Cvt_s_w>(Dest, Src);
+ }
+
void _div(Variable *Dest, Variable *Src0, Variable *Src1) {
Context.insert<InstMIPS32Div>(Dest, Src0, Src1);
}
@@ -207,6 +231,14 @@ public:
Context.insert<InstMIPS32Divu>(Dest, Src0, Src1);
}
+ void _ldc1(Variable *Value, OperandMIPS32Mem *Mem) {
+ Context.insert<InstMIPS32Ldc1>(Value, Mem);
+ }
+
+ void _lwc1(Variable *Value, OperandMIPS32Mem *Mem) {
+ Context.insert<InstMIPS32Lwc1>(Value, Mem);
+ }
+
void _lui(Variable *Dest, uint32_t Imm) {
Context.insert<InstMIPS32Lui>(Dest, Imm);
}
@@ -287,6 +319,10 @@ public:
Context.insert<InstMIPS32Ori>(Dest, Src, Imm);
}
+ void _sdc1(Variable *Value, OperandMIPS32Mem *Mem) {
+ Context.insert<InstMIPS32Sdc1>(Value, Mem);
+ }
+
void _sll(Variable *Dest, Variable *Src, uint32_t Imm) {
Context.insert<InstMIPS32Sll>(Dest, Src, Imm);
}
@@ -347,6 +383,26 @@ public:
Context.insert<InstMIPS32Sw>(Value, Mem);
}
+ void _swc1(Variable *Value, OperandMIPS32Mem *Mem) {
+ Context.insert<InstMIPS32Swc1>(Value, Mem);
+ }
+
+ void _trunc_l_d(Variable *Dest, Variable *Src) {
+ Context.insert<InstMIPS32Trunc_l_d>(Dest, Src);
+ }
+
+ void _trunc_l_s(Variable *Dest, Variable *Src) {
+ Context.insert<InstMIPS32Trunc_l_s>(Dest, Src);
+ }
+
+ void _trunc_w_d(Variable *Dest, Variable *Src) {
+ Context.insert<InstMIPS32Trunc_w_d>(Dest, Src);
+ }
+
+ void _trunc_w_s(Variable *Dest, Variable *Src) {
+ Context.insert<InstMIPS32Trunc_w_s>(Dest, Src);
+ }
+
void _xor(Variable *Dest, Variable *Src0, Variable *Src1) {
Context.insert<InstMIPS32Xor>(Dest, Src0, Src1);
}
« no previous file with comments | « src/IceInstMIPS32.cpp ('k') | src/IceTargetLoweringMIPS32.cpp » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698