Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(108)

Unified Diff: src/mips/simulator-mips.h

Issue 1320006: Updates and fixes for MIPS support. (Closed) Base URL: http://v8.googlecode.com/svn/branches/bleeding_edge/
Patch Set: '' Created 10 years, 7 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
Index: src/mips/simulator-mips.h
===================================================================
--- src/mips/simulator-mips.h (revision 4259)
+++ src/mips/simulator-mips.h (working copy)
@@ -100,6 +100,18 @@
namespace assembler {
namespace mips {
+// -----------------------------------------------------------------------------
+// Utility functions
+
+static inline bool is_uintn(int x, int n) {
+ return (x & -(1 << n)) == 0;
+}
+
+static inline bool is_uint3(int x) { return is_uintn(x, 3); }
+
+
+
+
class Simulator {
public:
friend class Debugger;
@@ -155,6 +167,8 @@
void set_fpu_register_double(int fpureg, double value);
int32_t get_fpu_register(int fpureg) const;
double get_fpu_register_double(int fpureg) const;
+ void set_fpu_ccr_bit(uint32_t cc, bool value);
+ bool test_fpu_ccr_bit(uint32_t cc);
// Special case of set_register and get_register to access the raw PC value.
void set_pc(int32_t value);
@@ -269,6 +283,8 @@
int32_t registers_[kNumSimuRegisters];
// Coprocessor Registers.
int32_t FPUregisters_[kNumFPURegisters];
+ // FPU Condition Code register.
+ int32_t FPUccr_;
// Simulator support.
char* stack_;

Powered by Google App Engine
This is Rietveld 408576698