Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(17)

Side by Side Diff: src/compiler/ia32/instruction-codes-ia32.h

Issue 989203002: [x86] Faster/shorter code for stack checks. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Created 5 years, 9 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 // Copyright 2014 the V8 project authors. All rights reserved. 1 // Copyright 2014 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_ 5 #ifndef V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_
6 #define V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_ 6 #define V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_
7 7
8 namespace v8 { 8 namespace v8 {
9 namespace internal { 9 namespace internal {
10 namespace compiler { 10 namespace compiler {
(...skipping 48 matching lines...) Expand 10 before | Expand all | Expand 10 after
59 V(IA32Movzxbl) \ 59 V(IA32Movzxbl) \
60 V(IA32Movb) \ 60 V(IA32Movb) \
61 V(IA32Movsxwl) \ 61 V(IA32Movsxwl) \
62 V(IA32Movzxwl) \ 62 V(IA32Movzxwl) \
63 V(IA32Movw) \ 63 V(IA32Movw) \
64 V(IA32Movl) \ 64 V(IA32Movl) \
65 V(IA32Movss) \ 65 V(IA32Movss) \
66 V(IA32Movsd) \ 66 V(IA32Movsd) \
67 V(IA32Lea) \ 67 V(IA32Lea) \
68 V(IA32Push) \ 68 V(IA32Push) \
69 V(IA32StoreWriteBarrier) 69 V(IA32StoreWriteBarrier) \
70 V(IA32StackCheck)
70 71
71 72
72 // Addressing modes represent the "shape" of inputs to an instruction. 73 // Addressing modes represent the "shape" of inputs to an instruction.
73 // Many instructions support multiple addressing modes. Addressing modes 74 // Many instructions support multiple addressing modes. Addressing modes
74 // are encoded into the InstructionCode of the instruction and tell the 75 // are encoded into the InstructionCode of the instruction and tell the
75 // code generator after register allocation which assembler method to call. 76 // code generator after register allocation which assembler method to call.
76 // 77 //
77 // We use the following local notation for addressing modes: 78 // We use the following local notation for addressing modes:
78 // 79 //
79 // M = memory operand 80 // M = memory operand
(...skipping 20 matching lines...) Expand all
100 V(M2I) /* [ %r2*2 + K] */ \ 101 V(M2I) /* [ %r2*2 + K] */ \
101 V(M4I) /* [ %r2*4 + K] */ \ 102 V(M4I) /* [ %r2*4 + K] */ \
102 V(M8I) /* [ %r2*8 + K] */ \ 103 V(M8I) /* [ %r2*8 + K] */ \
103 V(MI) /* [ K] */ 104 V(MI) /* [ K] */
104 105
105 } // namespace compiler 106 } // namespace compiler
106 } // namespace internal 107 } // namespace internal
107 } // namespace v8 108 } // namespace v8
108 109
109 #endif // V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_ 110 #endif // V8_COMPILER_IA32_INSTRUCTION_CODES_IA32_H_
OLDNEW
« no previous file with comments | « src/compiler/ia32/code-generator-ia32.cc ('k') | src/compiler/ia32/instruction-selector-ia32.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698