OLD | NEW |
(Empty) | |
| 1 ; RUN: opt -nacl-rewrite-atomics -S < %s | FileCheck %s |
| 2 |
| 3 ; Each of these tests validates that the corresponding legacy GCC-style builtins |
| 4 ; are properly rewritten to NaCl atomic builtins. Only the GCC-style builtins |
| 5 ; that have corresponding primitives in C11/C++11 and which emit different code |
| 6 ; are tested. These legacy GCC-builtins only support sequential-consistency |
| 7 ; (enum value 6). |
| 8 ; |
| 9 ; test_* tests the corresponding __sync_* builtin. See: |
| 10 ; http://gcc.gnu.org/onlinedocs/gcc-4.8.1/gcc/_005f_005fsync-Builtins.html |
| 11 |
| 12 target datalayout = "p:32:32:32" |
| 13 |
| 14 ; __sync_val_compare_and_swap |
| 15 |
| 16 ; CHECK-LABEL: @test_val_compare_and_swap_i8 |
| 17 define zeroext i8 @test_val_compare_and_swap_i8(i8* %ptr, i8 zeroext %oldval, i8
zeroext %newval) { |
| 18 ; CHECK-NEXT: %res = call i8 @llvm.nacl.atomic.cmpxchg.i8(i8* %ptr, i8 %oldval
, i8 %newval, i32 6, i32 6) |
| 19 ; CHECK-NEXT: %success = icmp eq i8 %res, %oldval |
| 20 ; CHECK-NEXT: %res.insert.value = insertvalue { i8, i1 } undef, i8 %res, 0 |
| 21 ; CHECK-NEXT: %res.insert.success = insertvalue { i8, i1 } %res.insert.value,
i1 %success, 1 |
| 22 ; CHECK-NEXT: %val = extractvalue { i8, i1 } %res.insert.success, 0 |
| 23 %res = cmpxchg i8* %ptr, i8 %oldval, i8 %newval seq_cst seq_cst |
| 24 %val = extractvalue { i8, i1 } %res, 0 |
| 25 ret i8 %val ; CHECK-NEXT: ret i8 %val |
| 26 } |
| 27 |
| 28 ; CHECK-LABEL: @test_val_compare_and_swap_i16 |
| 29 define zeroext i16 @test_val_compare_and_swap_i16(i16* %ptr, i16 zeroext %oldval
, i16 zeroext %newval) { |
| 30 ; CHECK-NEXT: %res = call i16 @llvm.nacl.atomic.cmpxchg.i16(i16* %ptr, i16 %ol
dval, i16 %newval, i32 6, i32 6) |
| 31 ; CHECK-NEXT: %success = icmp eq i16 %res, %oldval |
| 32 ; CHECK-NEXT: %res.insert.value = insertvalue { i16, i1 } undef, i16 %res, 0 |
| 33 ; CHECK-NEXT: %res.insert.success = insertvalue { i16, i1 } %res.insert.value,
i1 %success, 1 |
| 34 ; CHECK-NEXT: %val = extractvalue { i16, i1 } %res.insert.success, 0 |
| 35 %res = cmpxchg i16* %ptr, i16 %oldval, i16 %newval seq_cst seq_cst |
| 36 %val = extractvalue { i16, i1 } %res, 0 |
| 37 ret i16 %val ; CHECK-NEXT: ret i16 %val |
| 38 } |
| 39 |
| 40 ; CHECK-LABEL: @test_val_compare_and_swap_i32 |
| 41 define i32 @test_val_compare_and_swap_i32(i32* %ptr, i32 %oldval, i32 %newval) { |
| 42 ; CHECK-NEXT: %res = call i32 @llvm.nacl.atomic.cmpxchg.i32(i32* %ptr, i32 %ol
dval, i32 %newval, i32 6, i32 6) |
| 43 ; CHECK-NEXT: %success = icmp eq i32 %res, %oldval |
| 44 ; CHECK-NEXT: %res.insert.value = insertvalue { i32, i1 } undef, i32 %res, 0 |
| 45 ; CHECK-NEXT: %res.insert.success = insertvalue { i32, i1 } %res.insert.value,
i1 %success, 1 |
| 46 ; CHECK-NEXT: %val = extractvalue { i32, i1 } %res.insert.success, 0 |
| 47 %res = cmpxchg i32* %ptr, i32 %oldval, i32 %newval seq_cst seq_cst |
| 48 %val = extractvalue { i32, i1 } %res, 0 |
| 49 ret i32 %val ; CHECK-NEXT: ret i32 %val |
| 50 } |
| 51 |
| 52 ; CHECK-LABEL: @test_val_compare_and_swap_i64 |
| 53 define i64 @test_val_compare_and_swap_i64(i64* %ptr, i64 %oldval, i64 %newval) { |
| 54 ; CHECK-NEXT: %res = call i64 @llvm.nacl.atomic.cmpxchg.i64(i64* %ptr, i64 %ol
dval, i64 %newval, i32 6, i32 6) |
| 55 ; CHECK-NEXT: %success = icmp eq i64 %res, %oldval |
| 56 ; CHECK-NEXT: %res.insert.value = insertvalue { i64, i1 } undef, i64 %res, 0 |
| 57 ; CHECK-NEXT: %res.insert.success = insertvalue { i64, i1 } %res.insert.value,
i1 %success, 1 |
| 58 ; CHECK-NEXT: %val = extractvalue { i64, i1 } %res.insert.success, 0 |
| 59 %res = cmpxchg i64* %ptr, i64 %oldval, i64 %newval seq_cst seq_cst |
| 60 %val = extractvalue { i64, i1 } %res, 0 |
| 61 ret i64 %val ; CHECK-NEXT: ret i64 %val |
| 62 } |
| 63 |
| 64 ; __sync_bool_compare_and_swap |
| 65 |
| 66 ; CHECK-LABEL: @test_bool_compare_and_swap_i8 |
| 67 define zeroext i1 @test_bool_compare_and_swap_i8(i8* %ptr, i8 zeroext %oldval, i
8 zeroext %newval) { |
| 68 ; CHECK-NEXT: %res = call i8 @llvm.nacl.atomic.cmpxchg.i8(i8* %ptr, i8 %oldval
, i8 %newval, i32 6, i32 6) |
| 69 ; CHECK-NEXT: %success = icmp eq i8 %res, %oldval |
| 70 ; CHECK-NEXT: %res.insert.value = insertvalue { i8, i1 } undef, i8 %res, 0 |
| 71 ; CHECK-NEXT: %res.insert.success = insertvalue { i8, i1 } %res.insert.value,
i1 %success, 1 |
| 72 ; CHECK-NEXT: %suc = extractvalue { i8, i1 } %res.insert.success, 1 |
| 73 %res = cmpxchg i8* %ptr, i8 %oldval, i8 %newval seq_cst seq_cst |
| 74 %suc = extractvalue { i8, i1 } %res, 1 |
| 75 ret i1 %suc ; CHECK-NEXT: ret i1 %suc |
| 76 } |
| 77 |
| 78 ; CHECK-LABEL: @test_bool_compare_and_swap_i16 |
| 79 define zeroext i1 @test_bool_compare_and_swap_i16(i16* %ptr, i16 zeroext %oldval
, i16 zeroext %newval) { |
| 80 ; CHECK-NEXT: %res = call i16 @llvm.nacl.atomic.cmpxchg.i16(i16* %ptr, i16 %ol
dval, i16 %newval, i32 6, i32 6) |
| 81 ; CHECK-NEXT: %success = icmp eq i16 %res, %oldval |
| 82 ; CHECK-NEXT: %res.insert.value = insertvalue { i16, i1 } undef, i16 %res, 0 |
| 83 ; CHECK-NEXT: %res.insert.success = insertvalue { i16, i1 } %res.insert.value,
i1 %success, 1 |
| 84 ; CHECK-NEXT: %suc = extractvalue { i16, i1 } %res.insert.success, 1 |
| 85 %res = cmpxchg i16* %ptr, i16 %oldval, i16 %newval seq_cst seq_cst |
| 86 %suc = extractvalue { i16, i1 } %res, 1 |
| 87 ret i1 %suc ; CHECK-NEXT: ret i1 %suc |
| 88 } |
| 89 |
| 90 ; CHECK-LABEL: @test_bool_compare_and_swap_i32 |
| 91 define i1 @test_bool_compare_and_swap_i32(i32* %ptr, i32 %oldval, i32 %newval) { |
| 92 ; CHECK-NEXT: %res = call i32 @llvm.nacl.atomic.cmpxchg.i32(i32* %ptr, i32 %ol
dval, i32 %newval, i32 6, i32 6) |
| 93 ; CHECK-NEXT: %success = icmp eq i32 %res, %oldval |
| 94 ; CHECK-NEXT: %res.insert.value = insertvalue { i32, i1 } undef, i32 %res, 0 |
| 95 ; CHECK-NEXT: %res.insert.success = insertvalue { i32, i1 } %res.insert.value,
i1 %success, 1 |
| 96 ; CHECK-NEXT: %suc = extractvalue { i32, i1 } %res.insert.success, 1 |
| 97 %res = cmpxchg i32* %ptr, i32 %oldval, i32 %newval seq_cst seq_cst |
| 98 %suc = extractvalue { i32, i1 } %res, 1 |
| 99 ret i1 %suc ; CHECK-NEXT: ret i1 %suc |
| 100 } |
| 101 |
| 102 ; CHECK-LABEL: @test_bool_compare_and_swap_i64 |
| 103 define i1 @test_bool_compare_and_swap_i64(i64* %ptr, i64 %oldval, i64 %newval) { |
| 104 ; CHECK-NEXT: %res = call i64 @llvm.nacl.atomic.cmpxchg.i64(i64* %ptr, i64 %ol
dval, i64 %newval, i32 6, i32 6) |
| 105 ; CHECK-NEXT: %success = icmp eq i64 %res, %oldval |
| 106 ; CHECK-NEXT: %res.insert.value = insertvalue { i64, i1 } undef, i64 %res, 0 |
| 107 ; CHECK-NEXT: %res.insert.success = insertvalue { i64, i1 } %res.insert.value,
i1 %success, 1 |
| 108 ; CHECK-NEXT: %suc = extractvalue { i64, i1 } %res.insert.success, 1 |
| 109 %res = cmpxchg i64* %ptr, i64 %oldval, i64 %newval seq_cst seq_cst |
| 110 %suc = extractvalue { i64, i1 } %res, 1 |
| 111 ret i1 %suc ; CHECK-NEXT: ret i1 %suc |
| 112 } |
OLD | NEW |