Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(296)

Side by Side Diff: test/NaCl/ARM/neon-vld4-sandboxing.ll

Issue 939073008: Rebased PNaCl localmods in LLVM to 223109 (Closed)
Patch Set: undo localmod Created 5 years, 9 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « test/NaCl/ARM/neon-vld3-sandboxing.ll ('k') | test/NaCl/ARM/neon-vlddup-sandboxing.ll » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
(Empty)
1 ; RUN: pnacl-llc -mtriple=armv7-unknown-nacl -mattr=+neon -filetype=obj %s -o - \
2 ; RUN: | llvm-objdump -disassemble -triple armv7 - | FileCheck %s
3
4 %struct.__neon_int8x8x4_t = type { <8 x i8>, <8 x i8>, <8 x i8>, <8 x i8> }
5 %struct.__neon_int16x4x4_t = type { <4 x i16>, <4 x i16>, <4 x i16>, <4 x i16> }
6 %struct.__neon_int32x2x4_t = type { <2 x i32>, <2 x i32>, <2 x i32>, <2 x i32> }
7 %struct.__neon_float32x2x4_t = type { <2 x float>, <2 x float>, <2 x float>, <2 x float> }
8 %struct.__neon_int64x1x4_t = type { <1 x i64>, <1 x i64>, <1 x i64>, <1 x i64> }
9
10 %struct.__neon_int8x16x4_t = type { <16 x i8>, <16 x i8>, <16 x i8>, <16 x i8> }
11 %struct.__neon_int16x8x4_t = type { <8 x i16>, <8 x i16>, <8 x i16>, <8 x i16> }
12 %struct.__neon_int32x4x4_t = type { <4 x i32>, <4 x i32>, <4 x i32>, <4 x i32> }
13 %struct.__neon_float32x4x4_t = type { <4 x float>, <4 x float>, <4 x float>, <4 x float> }
14
15 declare %struct.__neon_int8x8x4_t @llvm.arm.neon.vld4.v8i8(i8*, i32) nounwind re adonly
16 declare %struct.__neon_int16x4x4_t @llvm.arm.neon.vld4.v4i16(i8*, i32) nounwind readonly
17 declare %struct.__neon_int32x2x4_t @llvm.arm.neon.vld4.v2i32(i8*, i32) nounwind readonly
18 declare %struct.__neon_float32x2x4_t @llvm.arm.neon.vld4.v2f32(i8*, i32) nounwin d readonly
19 declare %struct.__neon_int64x1x4_t @llvm.arm.neon.vld4.v1i64(i8*, i32) nounwind readonly
20
21 declare %struct.__neon_int8x16x4_t @llvm.arm.neon.vld4.v16i8(i8*, i32) nounwind readonly
22 declare %struct.__neon_int16x8x4_t @llvm.arm.neon.vld4.v8i16(i8*, i32) nounwind readonly
23 declare %struct.__neon_int32x4x4_t @llvm.arm.neon.vld4.v4i32(i8*, i32) nounwind readonly
24 declare %struct.__neon_float32x4x4_t @llvm.arm.neon.vld4.v4f32(i8*, i32) nounwin d readonly
25
26 define <8 x i8> @vld4i8(i8* %A) nounwind {
27 %tmp1 = call %struct.__neon_int8x8x4_t @llvm.arm.neon.vld4.v8i8(i8* %A, i32 8)
28 %tmp2 = extractvalue %struct.__neon_int8x8x4_t %tmp1, 0
29 %tmp3 = extractvalue %struct.__neon_int8x8x4_t %tmp1, 2
30 %tmp4 = add <8 x i8> %tmp2, %tmp3
31 ; CHECK: bic r0, r0, #3221225472
32 ; CHECK-NEXT: vld4.8 {{{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}}, [r 0:64]
33 ret <8 x i8> %tmp4
34 }
35
36 define <4 x i16> @vld4i16(i16* %A) nounwind {
37 %tmp0 = bitcast i16* %A to i8*
38 %tmp1 = call %struct.__neon_int16x4x4_t @llvm.arm.neon.vld4.v4i16(i8* %tmp0, i 32 16)
39 %tmp2 = extractvalue %struct.__neon_int16x4x4_t %tmp1, 0
40 %tmp3 = extractvalue %struct.__neon_int16x4x4_t %tmp1, 2
41 %tmp4 = add <4 x i16> %tmp2, %tmp3
42 ; CHECK: bic r0, r0, #3221225472
43 ; CHECK-NEXT: vld4.16 {{{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}}, [ r0:128]
44 ret <4 x i16> %tmp4
45 }
46
47 define <2 x i32> @vld4i32(i32* %A) nounwind {
48 %tmp0 = bitcast i32* %A to i8*
49 %tmp1 = call %struct.__neon_int32x2x4_t @llvm.arm.neon.vld4.v2i32(i8* %tmp0, i 32 32)
50 %tmp2 = extractvalue %struct.__neon_int32x2x4_t %tmp1, 0
51 %tmp3 = extractvalue %struct.__neon_int32x2x4_t %tmp1, 2
52 %tmp4 = add <2 x i32> %tmp2, %tmp3
53 ; CHECK: bic r0, r0, #3221225472
54 ; CHECK-NEXT: vld4.32 {{{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}}, [ r0:256]
55 ret <2 x i32> %tmp4
56 }
57
58 define <1 x i64> @vld4i64(i64* %A) nounwind {
59 %tmp0 = bitcast i64* %A to i8*
60 %tmp1 = call %struct.__neon_int64x1x4_t @llvm.arm.neon.vld4.v1i64(i8* %tmp0, i 32 64)
61 %tmp2 = extractvalue %struct.__neon_int64x1x4_t %tmp1, 0
62 %tmp3 = extractvalue %struct.__neon_int64x1x4_t %tmp1, 2
63 %tmp4 = add <1 x i64> %tmp2, %tmp3
64 ; CHECK: bic r0, r0, #3221225472
65 ; CHECK-NEXT: vld1.64 {{{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}}, [ r0:256]
66 ret <1 x i64> %tmp4
67 }
68
69 define <16 x i8> @vld4Qi8(i8* %A) nounwind {
70 %tmp1 = call %struct.__neon_int8x16x4_t @llvm.arm.neon.vld4.v16i8(i8* %A, i32 64)
71 %tmp2 = extractvalue %struct.__neon_int8x16x4_t %tmp1, 0
72 %tmp3 = extractvalue %struct.__neon_int8x16x4_t %tmp1, 2
73 %tmp4 = add <16 x i8> %tmp2, %tmp3
74 ; CHECK: bic r0, r0, #3221225472
75 ; CHECK-NEXT: vld4.8 {{{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}}, [r 0:256]!
76 ; CHECK: bic r0, r0, #3221225472
77 ; CHECK-NEXT: vld4.8 {{{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}}, [r 0:256]
78 ret <16 x i8> %tmp4
79 }
80
81 define <8 x i8> @vld4i8_update(i8** %ptr, i32 %inc) nounwind {
82 %A = load i8** %ptr
83 %tmp1 = call %struct.__neon_int8x8x4_t @llvm.arm.neon.vld4.v8i8(i8* %A, i32 16 )
84 ; CHECK: bic r2, r2, #3221225472
85 ; CHECK-NEXT: vld4.8 {{{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}}, [r 2:128], r1
86 %tmp2 = extractvalue %struct.__neon_int8x8x4_t %tmp1, 0
87 %tmp3 = extractvalue %struct.__neon_int8x8x4_t %tmp1, 2
88 %tmp4 = add <8 x i8> %tmp2, %tmp3
89 %tmp5 = getelementptr i8* %A, i32 %inc
90 store i8* %tmp5, i8** %ptr
91 ret <8 x i8> %tmp4
92 }
93
94 define <8 x i16> @vld4Qi16_update(i16** %ptr) nounwind {
95 %A = load i16** %ptr
96 %tmp0 = bitcast i16* %A to i8*
97 %tmp1 = call %struct.__neon_int16x8x4_t @llvm.arm.neon.vld4.v8i16(i8* %tmp0, i 32 8)
98 ; CHECK: bic r1, r1, #3221225472
99 ; CHECK-NEXT: vld4.16 {{{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}, {{d[0-9]+}}}, [ r1:64]!
100 %tmp2 = extractvalue %struct.__neon_int16x8x4_t %tmp1, 0
101 %tmp3 = extractvalue %struct.__neon_int16x8x4_t %tmp1, 2
102 %tmp4 = add <8 x i16> %tmp2, %tmp3
103 %tmp5 = getelementptr i16* %A, i32 32
104 store i16* %tmp5, i16** %ptr
105 ret <8 x i16> %tmp4
106 }
107
OLDNEW
« no previous file with comments | « test/NaCl/ARM/neon-vld3-sandboxing.ll ('k') | test/NaCl/ARM/neon-vlddup-sandboxing.ll » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698