OLD | NEW |
1 //===-- X86CallingConv.td - Calling Conventions X86 32/64 --*- tablegen -*-===// | 1 //===-- X86CallingConv.td - Calling Conventions X86 32/64 --*- tablegen -*-===// |
2 // | 2 // |
3 // The LLVM Compiler Infrastructure | 3 // The LLVM Compiler Infrastructure |
4 // | 4 // |
5 // This file is distributed under the University of Illinois Open Source | 5 // This file is distributed under the University of Illinois Open Source |
6 // License. See LICENSE.TXT for details. | 6 // License. See LICENSE.TXT for details. |
7 // | 7 // |
8 //===----------------------------------------------------------------------===// | 8 //===----------------------------------------------------------------------===// |
9 // | 9 // |
10 // This describes the calling conventions for the X86-32 and X86-64 | 10 // This describes the calling conventions for the X86-32 and X86-64 |
(...skipping 709 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
720 def CSR_64_Intel_OCL_BI : CalleeSavedRegs<(add CSR_64, | 720 def CSR_64_Intel_OCL_BI : CalleeSavedRegs<(add CSR_64, |
721 (sequence "XMM%u", 8, 15))>; | 721 (sequence "XMM%u", 8, 15))>; |
722 | 722 |
723 //Standard C + YMM 8-15 | 723 //Standard C + YMM 8-15 |
724 def CSR_64_Intel_OCL_BI_AVX : CalleeSavedRegs<(add CSR_64, | 724 def CSR_64_Intel_OCL_BI_AVX : CalleeSavedRegs<(add CSR_64, |
725 (sequence "YMM%u", 8, 15))>; | 725 (sequence "YMM%u", 8, 15))>; |
726 | 726 |
727 def CSR_64_Intel_OCL_BI_AVX512 : CalleeSavedRegs<(add RBX, RDI, RSI, R14, R15, | 727 def CSR_64_Intel_OCL_BI_AVX512 : CalleeSavedRegs<(add RBX, RDI, RSI, R14, R15, |
728 (sequence "ZMM%u", 16, 31), | 728 (sequence "ZMM%u", 16, 31), |
729 K4, K5, K6, K7)>; | 729 K4, K5, K6, K7)>; |
| 730 |
| 731 // @LOCALMOD-BEGIN |
| 732 // NaCl x86-64 (R15 cannot be modified): |
| 733 def CSR_NaCl64 : CalleeSavedRegs<(add RBX, R12, R13, R14, RBP)>; |
| 734 def CSR_NaCl64EHRet : CalleeSavedRegs<(add RAX, RDX, CSR_NaCl64)>; |
| 735 // @LOCALMOD-END |
OLD | NEW |