Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(216)

Unified Diff: tests_lit/llvm2ice_tests/convert.ll

Issue 914263005: Subzero: switch from llvm-objdump to objdump for lit tests (for LLVM merge) (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Created 5 years, 10 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View side-by-side diff with in-line comments
Download patch
Index: tests_lit/llvm2ice_tests/convert.ll
diff --git a/tests_lit/llvm2ice_tests/convert.ll b/tests_lit/llvm2ice_tests/convert.ll
index 922b4d410dff630274d8532a015440f7bb55985d..255e4fd1708539ad9a82d0ee6210ac05583ef67a 100644
--- a/tests_lit/llvm2ice_tests/convert.ll
+++ b/tests_lit/llvm2ice_tests/convert.ll
@@ -3,12 +3,10 @@
; TODO(jvoung): llvm-objdump doesn't symbolize global symbols well, so we
; have [0] == i8v, [2] == i16v, [4] == i32v, [8] == i64v, etc.
-; RUN: %p2i -i %s --args -O2 --verbose none \
-; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \
-; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s
-; RUN: %p2i -i %s --args -Om1 --verbose none \
-; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \
-; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s
+; RUN: %p2i --assemble --disassemble -i %s --args -O2 --verbose none \
+; RUN: | FileCheck %s
+; RUN: %p2i --assemble --disassemble -i %s --args -Om1 --verbose none \
+; RUN: | FileCheck %s
@i8v = internal global [1 x i8] zeroinitializer, align 1
@i16v = internal global [2 x i8] zeroinitializer, align 2
@@ -35,11 +33,11 @@ entry:
ret void
}
; CHECK-LABEL: from_int8
-; CHECK: mov {{.*}}, byte ptr [
-; CHECK: movsx e{{.*}}, {{[a-d]l|byte ptr}}
+; CHECK: mov {{.*}},BYTE PTR [
+; CHECK: movsx e{{.*}},{{[a-d]l|BYTE PTR}}
; CHECK: mov word ptr [
; CHECK: movsx
-; CHECK: mov dword ptr [
+; CHECK: mov DWORD PTR [
; CHECK: movsx
; CHECK: sar {{.*}}, 31
; This appears to be a bug in llvm-mc. It should be i64v and i64+4.
@@ -62,11 +60,11 @@ entry:
ret void
}
; CHECK-LABEL: from_int16
-; CHECK: mov {{.*}}, word ptr [
+; CHECK: mov {{.*}},word ptr [
; CHECK: [.bss]
-; CHECK: movsx e{{.*}}, {{.*x|[ds]i|bp|word ptr}}
+; CHECK: movsx e{{.*}},{{.*x|[ds]i|bp|word ptr}}
; CHECK: [.bss]
-; CHECK: movsx e{{.*}}, {{.*x|[ds]i|bp|word ptr}}
+; CHECK: movsx e{{.*}},{{.*x|[ds]i|bp|word ptr}}
; CHECK: sar {{.*}}, 31
; CHECK: [.bss]
@@ -131,12 +129,12 @@ entry:
}
; CHECK-LABEL: from_uint8
; CHECK: [.bss]
-; CHECK: movzx e{{.*}}, {{[a-d]l|byte ptr}}
+; CHECK: movzx e{{.*}},{{[a-d]l|BYTE PTR}}
; CHECK: [.bss]
; CHECK: movzx
; CHECK: [.bss]
; CHECK: movzx
-; CHECK: mov {{.*}}, 0
+; CHECK: mov {{.*}},0
; CHECK: [.bss]
define void @from_uint16() {
@@ -157,10 +155,10 @@ entry:
; CHECK-LABEL: from_uint16
; CHECK: [.bss]
; CHECK: [.bss]
-; CHECK: movzx e{{.*}}, {{.*x|[ds]i|bp|word ptr}}
+; CHECK: movzx e{{.*}},{{.*x|[ds]i|bp|word ptr}}
; CHECK: [.bss]
-; CHECK: movzx e{{.*}}, {{.*x|[ds]i|bp|word ptr}}
-; CHECK: mov {{.*}}, 0
+; CHECK: movzx e{{.*}},{{.*x|[ds]i|bp|word ptr}}
+; CHECK: mov {{.*}},0
; CHECK: [.bss]
define void @from_uint32() {
@@ -182,7 +180,7 @@ entry:
; CHECK: [.bss]
; CHECK: [.bss]
; CHECK: [.bss]
-; CHECK: mov {{.*}}, 0
+; CHECK: mov {{.*}},0
; CHECK: [.bss]
define void @from_uint64() {

Powered by Google App Engine
This is Rietveld 408576698