Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(458)

Issues Search
    My Issues | Starred     Open | Closed | All

Side by Side Diff: tests_lit/llvm2ice_tests/shift.ll

Issue 914263005: Subzero: switch from llvm-objdump to objdump for lit tests (for LLVM merge) (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: fix some line wrap Created 5 years, 10 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « tests_lit/llvm2ice_tests/select-opt.ll ('k') | tests_lit/llvm2ice_tests/simple-loop.ll » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 ; This is a test of C-level conversion operations that clang lowers 1 ; This is a test of C-level conversion operations that clang lowers
2 ; into pairs of shifts. 2 ; into pairs of shifts.
3 3
4 ; RUN: %p2i -i %s --no-local-syms --args -O2 --verbose none \ 4 ; RUN: %p2i -i %s --assemble --disassemble --no-local-syms --args -O2 \
5 ; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \ 5 ; RUN: --verbose none | FileCheck %s
6 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s 6 ; RUN: %p2i -i %s --assemble --disassemble --no-local-syms --args -Om1 \
7 ; RUN: %p2i -i %s --no-local-syms --args -Om1 --verbose none \ 7 ; RUN: --verbose none | FileCheck %s
8 ; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \
9 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s
10 8
11 @i1 = internal global [4 x i8] zeroinitializer, align 4 9 @i1 = internal global [4 x i8] zeroinitializer, align 4
12 @i2 = internal global [4 x i8] zeroinitializer, align 4 10 @i2 = internal global [4 x i8] zeroinitializer, align 4
13 @u1 = internal global [4 x i8] zeroinitializer, align 4 11 @u1 = internal global [4 x i8] zeroinitializer, align 4
14 12
15 define void @conv1() { 13 define void @conv1() {
16 entry: 14 entry:
17 %__0 = bitcast [4 x i8]* @u1 to i32* 15 %__0 = bitcast [4 x i8]* @u1 to i32*
18 %v0 = load i32* %__0, align 1 16 %v0 = load i32* %__0, align 1
19 %sext = shl i32 %v0, 24 17 %sext = shl i32 %v0, 24
20 %v1 = ashr i32 %sext, 24 18 %v1 = ashr i32 %sext, 24
21 %__4 = bitcast [4 x i8]* @i1 to i32* 19 %__4 = bitcast [4 x i8]* @i1 to i32*
22 store i32 %v1, i32* %__4, align 1 20 store i32 %v1, i32* %__4, align 1
23 ret void 21 ret void
24 } 22 }
25 ; CHECK-LABEL: conv1 23 ; CHECK-LABEL: conv1
26 ; CHECK: shl {{.*}}, 24 24 ; CHECK: shl {{.*}},0x18
27 ; CHECK: sar {{.*}}, 24 25 ; CHECK: sar {{.*}},0x18
28 26
29 define void @conv2() { 27 define void @conv2() {
30 entry: 28 entry:
31 %__0 = bitcast [4 x i8]* @u1 to i32* 29 %__0 = bitcast [4 x i8]* @u1 to i32*
32 %v0 = load i32* %__0, align 1 30 %v0 = load i32* %__0, align 1
33 %sext1 = shl i32 %v0, 16 31 %sext1 = shl i32 %v0, 16
34 %v1 = ashr i32 %sext1, 16 32 %v1 = ashr i32 %sext1, 16
35 %__4 = bitcast [4 x i8]* @i2 to i32* 33 %__4 = bitcast [4 x i8]* @i2 to i32*
36 store i32 %v1, i32* %__4, align 1 34 store i32 %v1, i32* %__4, align 1
37 ret void 35 ret void
38 } 36 }
39 ; CHECK-LABEL: conv2 37 ; CHECK-LABEL: conv2
40 ; CHECK: shl {{.*}}, 16 38 ; CHECK: shl {{.*}},0x10
41 ; CHECK: sar {{.*}}, 16 39 ; CHECK: sar {{.*}},0x10
OLDNEW
« no previous file with comments | « tests_lit/llvm2ice_tests/select-opt.ll ('k') | tests_lit/llvm2ice_tests/simple-loop.ll » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698