OLD | NEW |
1 // Copyright 2012 the V8 project authors. All rights reserved. | 1 // Copyright 2012 the V8 project authors. All rights reserved. |
2 // Redistribution and use in source and binary forms, with or without | 2 // Redistribution and use in source and binary forms, with or without |
3 // modification, are permitted provided that the following conditions are | 3 // modification, are permitted provided that the following conditions are |
4 // met: | 4 // met: |
5 // | 5 // |
6 // * Redistributions of source code must retain the above copyright | 6 // * Redistributions of source code must retain the above copyright |
7 // notice, this list of conditions and the following disclaimer. | 7 // notice, this list of conditions and the following disclaimer. |
8 // * Redistributions in binary form must reproduce the above | 8 // * Redistributions in binary form must reproduce the above |
9 // copyright notice, this list of conditions and the following | 9 // copyright notice, this list of conditions and the following |
10 // disclaimer in the documentation and/or other materials provided | 10 // disclaimer in the documentation and/or other materials provided |
(...skipping 130 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
141 | 141 |
142 explicit LifetimePosition(int value) : value_(value) { } | 142 explicit LifetimePosition(int value) : value_(value) { } |
143 | 143 |
144 int value_; | 144 int value_; |
145 }; | 145 }; |
146 | 146 |
147 | 147 |
148 enum RegisterKind { | 148 enum RegisterKind { |
149 UNALLOCATED_REGISTERS, | 149 UNALLOCATED_REGISTERS, |
150 GENERAL_REGISTERS, | 150 GENERAL_REGISTERS, |
151 DOUBLE_REGISTERS | 151 DOUBLE_REGISTERS, |
| 152 FLOAT32x4_REGISTERS, |
| 153 INT32x4_REGISTERS |
152 }; | 154 }; |
153 | 155 |
154 | 156 |
155 // A register-allocator view of a Lithium instruction. It contains the id of | 157 // A register-allocator view of a Lithium instruction. It contains the id of |
156 // the output operand and a list of input operand uses. | 158 // the output operand and a list of input operand uses. |
157 | 159 |
158 class LInstruction; | 160 class LInstruction; |
159 class LEnvironment; | 161 class LEnvironment; |
160 | 162 |
161 // Iterator for non-null temp operands. | 163 // Iterator for non-null temp operands. |
(...skipping 447 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
609 | 611 |
610 // Lists of live ranges | 612 // Lists of live ranges |
611 EmbeddedVector<LiveRange*, Register::kMaxNumAllocatableRegisters> | 613 EmbeddedVector<LiveRange*, Register::kMaxNumAllocatableRegisters> |
612 fixed_live_ranges_; | 614 fixed_live_ranges_; |
613 EmbeddedVector<LiveRange*, DoubleRegister::kMaxNumAllocatableRegisters> | 615 EmbeddedVector<LiveRange*, DoubleRegister::kMaxNumAllocatableRegisters> |
614 fixed_double_live_ranges_; | 616 fixed_double_live_ranges_; |
615 ZoneList<LiveRange*> unhandled_live_ranges_; | 617 ZoneList<LiveRange*> unhandled_live_ranges_; |
616 ZoneList<LiveRange*> active_live_ranges_; | 618 ZoneList<LiveRange*> active_live_ranges_; |
617 ZoneList<LiveRange*> inactive_live_ranges_; | 619 ZoneList<LiveRange*> inactive_live_ranges_; |
618 ZoneList<LiveRange*> reusable_slots_; | 620 ZoneList<LiveRange*> reusable_slots_; |
| 621 // Slots reusable for both float32x4 and int32x4 register spilling. |
| 622 ZoneList<LiveRange*> reusable_xmm_slots_; |
619 | 623 |
620 // Next virtual register number to be assigned to temporaries. | 624 // Next virtual register number to be assigned to temporaries. |
621 int next_virtual_register_; | 625 int next_virtual_register_; |
622 int first_artificial_register_; | 626 int first_artificial_register_; |
623 GrowableBitVector double_artificial_registers_; | 627 GrowableBitVector double_artificial_registers_; |
| 628 GrowableBitVector float32x4_artificial_registers_; |
| 629 GrowableBitVector int32x4_artificial_registers_; |
624 | 630 |
625 RegisterKind mode_; | 631 RegisterKind mode_; |
626 int num_registers_; | 632 int num_registers_; |
627 | 633 |
628 BitVector* assigned_registers_; | 634 BitVector* assigned_registers_; |
629 BitVector* assigned_double_registers_; | 635 BitVector* assigned_double_registers_; |
630 | 636 |
631 HGraph* graph_; | 637 HGraph* graph_; |
632 | 638 |
633 bool has_osr_entry_; | 639 bool has_osr_entry_; |
(...skipping 18 matching lines...) Expand all Loading... |
652 LAllocator* allocator_; | 658 LAllocator* allocator_; |
653 unsigned allocator_zone_start_allocation_size_; | 659 unsigned allocator_zone_start_allocation_size_; |
654 | 660 |
655 DISALLOW_COPY_AND_ASSIGN(LAllocatorPhase); | 661 DISALLOW_COPY_AND_ASSIGN(LAllocatorPhase); |
656 }; | 662 }; |
657 | 663 |
658 | 664 |
659 } } // namespace v8::internal | 665 } } // namespace v8::internal |
660 | 666 |
661 #endif // V8_LITHIUM_ALLOCATOR_H_ | 667 #endif // V8_LITHIUM_ALLOCATOR_H_ |
OLD | NEW |