Chromium Code Reviews| OLD | NEW |
|---|---|
| 1 # Copyright 2015 The Chromium Authors. All rights reserved. | 1 # Copyright 2015 The Chromium Authors. All rights reserved. |
| 2 # Use of this source code is governed by a BSD-style license that can be | 2 # Use of this source code is governed by a BSD-style license that can be |
| 3 # found in the LICENSE file. | 3 # found in the LICENSE file. |
| 4 | 4 |
| 5 # MIPS arch variant. | 5 # MIPS arch variant. |
| 6 if (cpu_arch == "mipsel") { | 6 if (cpu_arch == "mipsel") { |
| 7 declare_args() { | 7 declare_args() { |
| 8 mips_arch_variant = "r1" | 8 mips_arch_variant = "r1" |
|
kjellander_chromium
2015/02/23 13:22:35
It would be very useful if you could document some
wtc
2015/02/23 20:15:51
Done.
| |
| 9 } | 9 } |
| 10 } else if (cpu_arch == "mips64el") { | 10 } else if (cpu_arch == "mips64el") { |
| 11 if (is_android) { | 11 if (is_android) { |
| 12 declare_args() { | 12 declare_args() { |
| 13 mips_arch_variant = "r6" | 13 mips_arch_variant = "r6" |
| 14 } | 14 } |
| 15 } else { | 15 } else { |
| 16 declare_args() { | 16 declare_args() { |
| 17 mips_arch_variant = "r2" | 17 mips_arch_variant = "r2" |
| 18 } | 18 } |
| 19 } | 19 } |
| 20 } | 20 } |
| 21 | |
| 22 if (cpu_arch == "mipsel") { | |
| 23 declare_args() { | |
| 24 # MIPS DSP ASE revision. Possible values are: | |
|
kjellander_chromium
2015/02/23 13:22:35
move there three variables into the already existi
wtc
2015/02/23 20:15:51
I intend to dedicate the if-else-if block on lines
kjellander_chromium
2015/02/25 21:08:07
I personally prefer not duplicating code, so I wou
wtc
2015/02/27 05:57:19
Done. Please let me know if you want me to tweak t
| |
| 25 # 0: unavailable | |
| 26 # 1: revision 1 | |
| 27 # 2: revision 2 | |
| 28 # Default: 0. | |
|
brettw
2015/02/23 18:51:36
You don't have to write the default in the comment
wtc
2015/02/23 20:15:51
Done.
| |
| 29 mips_dsp_rev = 0 | |
| 30 | |
| 31 # MIPS floating-point ABI. Possible values are: | |
| 32 # "hard" | |
| 33 # "soft" | |
| 34 mips_float_abi = "hard" | |
| 35 | |
| 36 # MIPS32 floating-point register width. Possible values are: | |
| 37 # "fp32" | |
| 38 # "fp64" | |
| 39 # "fpxx" | |
| 40 mips_fpu_mode = "fp32" | |
| 41 } | |
| 42 } | |
| OLD | NEW |