OLD | NEW |
1 # Copyright 2015 The Chromium Authors. All rights reserved. | 1 # Copyright 2015 The Chromium Authors. All rights reserved. |
2 # Use of this source code is governed by a BSD-style license that can be | 2 # Use of this source code is governed by a BSD-style license that can be |
3 # found in the LICENSE file. | 3 # found in the LICENSE file. |
4 | 4 |
5 # MIPS arch variant. | |
6 if (current_cpu == "mipsel") { | 5 if (current_cpu == "mipsel") { |
7 declare_args() { | 6 declare_args() { |
| 7 # MIPS arch variant. Possible values are: |
| 8 # "r1" |
| 9 # "r2" |
| 10 # "r6" |
8 mips_arch_variant = "r1" | 11 mips_arch_variant = "r1" |
| 12 |
| 13 # MIPS DSP ASE revision. Possible values are: |
| 14 # 0: unavailable |
| 15 # 1: revision 1 |
| 16 # 2: revision 2 |
| 17 mips_dsp_rev = 0 |
| 18 |
| 19 # MIPS floating-point ABI. Possible values are: |
| 20 # "hard": sets the GCC -mhard-float option. |
| 21 # "soft": sets the GCC -msoft-float option. |
| 22 mips_float_abi = "hard" |
| 23 |
| 24 # MIPS32 floating-point register width. Possible values are: |
| 25 # "fp32": sets the GCC -mfp32 option. |
| 26 # "fp64": sets the GCC -mfp64 option. |
| 27 # "fpxx": sets the GCC -mfpxx option. |
| 28 mips_fpu_mode = "fp32" |
9 } | 29 } |
10 } else if (current_cpu == "mips64el") { | 30 } else if (current_cpu == "mips64el") { |
| 31 # MIPS arch variant. Possible values are: |
| 32 # "r2" |
| 33 # "r6" |
11 if (is_android) { | 34 if (is_android) { |
12 declare_args() { | 35 declare_args() { |
13 mips_arch_variant = "r6" | 36 mips_arch_variant = "r6" |
14 } | 37 } |
15 } else { | 38 } else { |
16 declare_args() { | 39 declare_args() { |
17 mips_arch_variant = "r2" | 40 mips_arch_variant = "r2" |
18 } | 41 } |
19 } | 42 } |
20 } | 43 } |
OLD | NEW |