Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(409)

Side by Side Diff: src/arm/macro-assembler-arm.h

Issue 88043002: Out-of-line constant pool on Arm: Stage 3 - Set Constant Pool Pointer on Function Entry (Closed) Base URL: https://v8.googlecode.com/svn/branches/bleeding_edge
Patch Set: Fix rebase error. Created 7 years ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
OLDNEW
1 // Copyright 2012 the V8 project authors. All rights reserved. 1 // Copyright 2012 the V8 project authors. All rights reserved.
2 // Redistribution and use in source and binary forms, with or without 2 // Redistribution and use in source and binary forms, with or without
3 // modification, are permitted provided that the following conditions are 3 // modification, are permitted provided that the following conditions are
4 // met: 4 // met:
5 // 5 //
6 // * Redistributions of source code must retain the above copyright 6 // * Redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer. 7 // notice, this list of conditions and the following disclaimer.
8 // * Redistributions in binary form must reproduce the above 8 // * Redistributions in binary form must reproduce the above
9 // copyright notice, this list of conditions and the following 9 // copyright notice, this list of conditions and the following
10 // disclaimer in the documentation and/or other materials provided 10 // disclaimer in the documentation and/or other materials provided
(...skipping 408 matching lines...) Expand 10 before | Expand all | Expand 10 after
419 } else { 419 } else {
420 Pop(src3, src4, cond); 420 Pop(src3, src4, cond);
421 ldm(ia_w, sp, src1.bit() | src2.bit(), cond); 421 ldm(ia_w, sp, src1.bit() | src2.bit(), cond);
422 } 422 }
423 } else { 423 } else {
424 Pop(src2, src3, src4, cond); 424 Pop(src2, src3, src4, cond);
425 ldr(src1, MemOperand(sp, 4, PostIndex), cond); 425 ldr(src1, MemOperand(sp, 4, PostIndex), cond);
426 } 426 }
427 } 427 }
428 428
429 // Push a fixed frame, consisting of lr, fp, context, constant pool
430 // (if FLAG_enable_ool_constant_pool) and JS function / marker id if
431 // marker_reg is a valid register.
432 void PushFixedFrame(Register marker_reg = no_reg);
433 void PopFixedFrame(Register marker_reg = no_reg);
434
429 // Push and pop the registers that can hold pointers, as defined by the 435 // Push and pop the registers that can hold pointers, as defined by the
430 // RegList constant kSafepointSavedRegisters. 436 // RegList constant kSafepointSavedRegisters.
431 void PushSafepointRegisters(); 437 void PushSafepointRegisters();
432 void PopSafepointRegisters(); 438 void PopSafepointRegisters();
433 void PushSafepointRegistersAndDoubles(); 439 void PushSafepointRegistersAndDoubles();
434 void PopSafepointRegistersAndDoubles(); 440 void PopSafepointRegistersAndDoubles();
435 // Store value in register src in the safepoint stack slot for 441 // Store value in register src in the safepoint stack slot for
436 // register dst. 442 // register dst.
437 void StoreToSafepointRegisterSlot(Register src, Register dst); 443 void StoreToSafepointRegisterSlot(Register src, Register dst);
438 void StoreToSafepointRegistersAndDoublesSlot(Register src, Register dst); 444 void StoreToSafepointRegistersAndDoublesSlot(Register src, Register dst);
(...skipping 948 matching lines...) Expand 10 before | Expand all | Expand 10 after
1387 template<typename Field> 1393 template<typename Field>
1388 void DecodeField(Register reg) { 1394 void DecodeField(Register reg) {
1389 static const int shift = Field::kShift; 1395 static const int shift = Field::kShift;
1390 static const int mask = (Field::kMask >> shift) << kSmiTagSize; 1396 static const int mask = (Field::kMask >> shift) << kSmiTagSize;
1391 mov(reg, Operand(reg, LSR, shift)); 1397 mov(reg, Operand(reg, LSR, shift));
1392 and_(reg, reg, Operand(mask)); 1398 and_(reg, reg, Operand(mask));
1393 } 1399 }
1394 1400
1395 // Activation support. 1401 // Activation support.
1396 void EnterFrame(StackFrame::Type type); 1402 void EnterFrame(StackFrame::Type type);
1397 void LeaveFrame(StackFrame::Type type); 1403 // Returns the pc offset at which the frame ends.
1404 int LeaveFrame(StackFrame::Type type);
1398 1405
1399 // Expects object in r0 and returns map with validated enum cache 1406 // Expects object in r0 and returns map with validated enum cache
1400 // in r0. Assumes that any other register can be used as a scratch. 1407 // in r0. Assumes that any other register can be used as a scratch.
1401 void CheckEnumCache(Register null_value, Label* call_runtime); 1408 void CheckEnumCache(Register null_value, Label* call_runtime);
1402 1409
1403 // AllocationMemento support. Arrays may have an associated 1410 // AllocationMemento support. Arrays may have an associated
1404 // AllocationMemento object that can be checked for in order to pretransition 1411 // AllocationMemento object that can be checked for in order to pretransition
1405 // to another type. 1412 // to another type.
1406 // On entry, receiver_reg should point to the array object. 1413 // On entry, receiver_reg should point to the array object.
1407 // scratch_reg gets clobbered. 1414 // scratch_reg gets clobbered.
(...skipping 131 matching lines...) Expand 10 before | Expand all | Expand 10 after
1539 #define __FILE_LINE__ __FILE__ ":" CODE_COVERAGE_TOSTRING(__LINE__) 1546 #define __FILE_LINE__ __FILE__ ":" CODE_COVERAGE_TOSTRING(__LINE__)
1540 #define ACCESS_MASM(masm) masm->stop(__FILE_LINE__); masm-> 1547 #define ACCESS_MASM(masm) masm->stop(__FILE_LINE__); masm->
1541 #else 1548 #else
1542 #define ACCESS_MASM(masm) masm-> 1549 #define ACCESS_MASM(masm) masm->
1543 #endif 1550 #endif
1544 1551
1545 1552
1546 } } // namespace v8::internal 1553 } } // namespace v8::internal
1547 1554
1548 #endif // V8_ARM_MACRO_ASSEMBLER_ARM_H_ 1555 #endif // V8_ARM_MACRO_ASSEMBLER_ARM_H_
OLDNEW

Powered by Google App Engine
This is Rietveld 408576698