tests_lit/llvm2ice_tests/nacl-atomic-errors.ll - Issue 870653002: Subzero: Initial implementation of multithreaded translation.

Side by Side Diff

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Keyboard Shortcuts

	File
u :	up to issue
j / k :	jump to file after / before current file
J / K :	jump to next file with a comment after / before current file
	Side-by-side diff
i :	toggle intra-line diffs
e :	expand all comments
c :	collapse all comments
s :	toggle showing all comments
n / p :	next / previous diff chunk or comment
N / P :	next / previous comment
<Up> / <Down> :	next / previous line

	Issue
u :	up to list of issues
j / k :	jump to patch after / before current patch
o / <Enter> :	open current patch in side-by-side view
i :	open current patch in unified diff view

	Issue List
j / k :	jump to issue after / before current issue
o / <Enter> :	open current issue

Side by Side Diff: tests_lit/llvm2ice_tests/nacl-atomic-errors.ll

Issue 870653002: Subzero: Initial implementation of multithreaded translation. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master

Patch Set: Rebase Created 5 years, 10 months ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

View unified diff | Download patch

« no previous file with comments | « src/llvm2ice.cpp ('k') | unittest/BitcodeMunge.cpp » ('j') | no next file with comments »

OLD	NEW
1 ; Test that some errors trigger when the usage of NaCl atomic	1 ; Test that some errors trigger when the usage of NaCl atomic

2 ; intrinsics does not match the required ABI.	2 ; intrinsics does not match the required ABI.

3	3

4 ; RUN: not %p2i -i %s --args --verbose none 2>&1 \| FileCheck %s	4 ; RUN: %p2i -i %s --args --verbose none --exit-success 2>&1 \| FileCheck %s

5	5

6 declare i8 @llvm.nacl.atomic.load.i8(i8*, i32)	6 declare i8 @llvm.nacl.atomic.load.i8(i8*, i32)

7 declare i16 @llvm.nacl.atomic.load.i16(i16*, i32)	7 declare i16 @llvm.nacl.atomic.load.i16(i16*, i32)

8 declare i64 @llvm.nacl.atomic.load.i64(i64*, i32)	8 declare i64 @llvm.nacl.atomic.load.i64(i64*, i32)

9 declare void @llvm.nacl.atomic.store.i32(i32, i32*, i32)	9 declare void @llvm.nacl.atomic.store.i32(i32, i32*, i32)

10 declare void @llvm.nacl.atomic.store.i64(i64, i64*, i32)	10 declare void @llvm.nacl.atomic.store.i64(i64, i64*, i32)

11 declare i8 @llvm.nacl.atomic.rmw.i8(i32, i8*, i8, i32)	11 declare i8 @llvm.nacl.atomic.rmw.i8(i32, i8*, i8, i32)

12 declare i16 @llvm.nacl.atomic.rmw.i16(i32, i16*, i16, i32)	12 declare i16 @llvm.nacl.atomic.rmw.i16(i32, i16*, i16, i32)

13 declare i32 @llvm.nacl.atomic.rmw.i32(i32, i32*, i32, i32)	13 declare i32 @llvm.nacl.atomic.rmw.i32(i32, i32*, i32, i32)

14 declare i64 @llvm.nacl.atomic.rmw.i64(i32, i64*, i64, i32)	14 declare i64 @llvm.nacl.atomic.rmw.i64(i32, i64*, i64, i32)

(...skipping 145 matching lines...) Expand 10 before \| Expand all \| Expand 10 after Loading...
160 ; CHECK: Unexpected memory ordering for AtomicFence	160 ; CHECK: Unexpected memory ordering for AtomicFence

161	161

162 define i32 @error_atomic_is_lock_free_var(i32 %iptr, i32 %bs) {	162 define i32 @error_atomic_is_lock_free_var(i32 %iptr, i32 %bs) {

163 entry:	163 entry:

164 %ptr = inttoptr i32 %iptr to i8*	164 %ptr = inttoptr i32 %iptr to i8*

165 %i = call i1 @llvm.nacl.atomic.is.lock.free(i32 %bs, i8* %ptr)	165 %i = call i1 @llvm.nacl.atomic.is.lock.free(i32 %bs, i8* %ptr)

166 %r = zext i1 %i to i32	166 %r = zext i1 %i to i32

167 ret i32 %r	167 ret i32 %r

168 }	168 }

169 ; CHECK: AtomicIsLockFree byte size should be compile-time const	169 ; CHECK: AtomicIsLockFree byte size should be compile-time const

OLD	NEW