Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(2)

Issues Search
    My Issues | Starred     Open | Closed | All

Side by Side Diff: src/base/cpu.h

Issue 797233002: Make FlushICache NOP for Nvidia Denver CPU's. (Closed) Base URL: https://chromium.googlesource.com/v8/v8.git@master
Patch Set: Addressed review comments and corrected few formatting errors Created 6 years ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « src/arm64/cpu-arm64.cc ('k') | src/base/cpu.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright 2006-2013 the V8 project authors. All rights reserved. 1 // Copyright 2006-2013 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 // This module contains the architecture-specific code. This make the rest of 5 // This module contains the architecture-specific code. This make the rest of
6 // the code less dependent on differences between different processor 6 // the code less dependent on differences between different processor
7 // architecture. 7 // architecture.
8 // The classes have the same definition for all architectures. The 8 // The classes have the same definition for all architectures. The
9 // implementation for a particular architecture is put in cpu_<arch>.cc. 9 // implementation for a particular architecture is put in cpu_<arch>.cc.
10 // The build system then uses the implementation for the target architecture. 10 // The build system then uses the implementation for the target architecture.
(...skipping 29 matching lines...) Expand all
40 int family() const { return family_; } 40 int family() const { return family_; }
41 int ext_family() const { return ext_family_; } 41 int ext_family() const { return ext_family_; }
42 int type() const { return type_; } 42 int type() const { return type_; }
43 43
44 // arm implementer/part information 44 // arm implementer/part information
45 int implementer() const { return implementer_; } 45 int implementer() const { return implementer_; }
46 static const int ARM = 0x41; 46 static const int ARM = 0x41;
47 static const int NVIDIA = 0x4e; 47 static const int NVIDIA = 0x4e;
48 static const int QUALCOMM = 0x51; 48 static const int QUALCOMM = 0x51;
49 int architecture() const { return architecture_; } 49 int architecture() const { return architecture_; }
50 int variant() const { return variant_; }
51 static const int NVIDIA_DENVER = 0x0;
50 int part() const { return part_; } 52 int part() const { return part_; }
51 static const int ARM_CORTEX_A5 = 0xc05; 53 static const int ARM_CORTEX_A5 = 0xc05;
52 static const int ARM_CORTEX_A7 = 0xc07; 54 static const int ARM_CORTEX_A7 = 0xc07;
53 static const int ARM_CORTEX_A8 = 0xc08; 55 static const int ARM_CORTEX_A8 = 0xc08;
54 static const int ARM_CORTEX_A9 = 0xc09; 56 static const int ARM_CORTEX_A9 = 0xc09;
55 static const int ARM_CORTEX_A12 = 0xc0c; 57 static const int ARM_CORTEX_A12 = 0xc0c;
56 static const int ARM_CORTEX_A15 = 0xc0f; 58 static const int ARM_CORTEX_A15 = 0xc0f;
57 59
58 // General features 60 // General features
59 bool has_fpu() const { return has_fpu_; } 61 bool has_fpu() const { return has_fpu_; }
(...skipping 25 matching lines...) Expand all
85 private: 87 private:
86 char vendor_[13]; 88 char vendor_[13];
87 int stepping_; 89 int stepping_;
88 int model_; 90 int model_;
89 int ext_model_; 91 int ext_model_;
90 int family_; 92 int family_;
91 int ext_family_; 93 int ext_family_;
92 int type_; 94 int type_;
93 int implementer_; 95 int implementer_;
94 int architecture_; 96 int architecture_;
97 int variant_;
95 int part_; 98 int part_;
96 bool has_fpu_; 99 bool has_fpu_;
97 bool has_cmov_; 100 bool has_cmov_;
98 bool has_sahf_; 101 bool has_sahf_;
99 bool has_mmx_; 102 bool has_mmx_;
100 bool has_sse_; 103 bool has_sse_;
101 bool has_sse2_; 104 bool has_sse2_;
102 bool has_sse3_; 105 bool has_sse3_;
103 bool has_ssse3_; 106 bool has_ssse3_;
104 bool has_sse41_; 107 bool has_sse41_;
105 bool has_sse42_; 108 bool has_sse42_;
106 bool has_avx_; 109 bool has_avx_;
107 bool has_fma3_; 110 bool has_fma3_;
108 bool has_idiva_; 111 bool has_idiva_;
109 bool has_neon_; 112 bool has_neon_;
110 bool has_thumb2_; 113 bool has_thumb2_;
111 bool has_vfp_; 114 bool has_vfp_;
112 bool has_vfp3_; 115 bool has_vfp3_;
113 bool has_vfp3_d32_; 116 bool has_vfp3_d32_;
114 bool is_fp64_mode_; 117 bool is_fp64_mode_;
115 }; 118 };
116 119
117 } } // namespace v8::base 120 } } // namespace v8::base
118 121
119 #endif // V8_BASE_CPU_H_ 122 #endif // V8_BASE_CPU_H_
OLDNEW
« no previous file with comments | « src/arm64/cpu-arm64.cc ('k') | src/base/cpu.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698