| OLD | NEW |
| 1 // Copyright 2013 the V8 project authors. All rights reserved. | 1 // Copyright 2013 the V8 project authors. All rights reserved. |
| 2 // Use of this source code is governed by a BSD-style license that can be | 2 // Use of this source code is governed by a BSD-style license that can be |
| 3 // found in the LICENSE file. | 3 // found in the LICENSE file. |
| 4 | 4 |
| 5 #ifndef V8_ARM64_ASSEMBLER_ARM64_INL_H_ | 5 #ifndef V8_ARM64_ASSEMBLER_ARM64_INL_H_ |
| 6 #define V8_ARM64_ASSEMBLER_ARM64_INL_H_ | 6 #define V8_ARM64_ASSEMBLER_ARM64_INL_H_ |
| 7 | 7 |
| 8 #include "src/arm64/assembler-arm64.h" | 8 #include "src/arm64/assembler-arm64.h" |
| 9 #include "src/assembler.h" | 9 #include "src/assembler.h" |
| 10 #include "src/debug.h" | 10 #include "src/debug.h" |
| (...skipping 485 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 496 DCHECK(base.Is64Bits() && !base.IsZero()); | 496 DCHECK(base.Is64Bits() && !base.IsZero()); |
| 497 | 497 |
| 498 if (offset.IsImmediate()) { | 498 if (offset.IsImmediate()) { |
| 499 offset_ = offset.ImmediateValue(); | 499 offset_ = offset.ImmediateValue(); |
| 500 | 500 |
| 501 regoffset_ = NoReg; | 501 regoffset_ = NoReg; |
| 502 } else if (offset.IsShiftedRegister()) { | 502 } else if (offset.IsShiftedRegister()) { |
| 503 DCHECK(addrmode == Offset); | 503 DCHECK(addrmode == Offset); |
| 504 | 504 |
| 505 regoffset_ = offset.reg(); | 505 regoffset_ = offset.reg(); |
| 506 shift_= offset.shift(); | 506 shift_ = offset.shift(); |
| 507 shift_amount_ = offset.shift_amount(); | 507 shift_amount_ = offset.shift_amount(); |
| 508 | 508 |
| 509 extend_ = NO_EXTEND; | 509 extend_ = NO_EXTEND; |
| 510 offset_ = 0; | 510 offset_ = 0; |
| 511 | 511 |
| 512 // These assertions match those in the shifted-register constructor. | 512 // These assertions match those in the shifted-register constructor. |
| 513 DCHECK(regoffset_.Is64Bits() && !regoffset_.IsSP()); | 513 DCHECK(regoffset_.Is64Bits() && !regoffset_.IsSP()); |
| 514 DCHECK(shift_ == LSL); | 514 DCHECK(shift_ == LSL); |
| 515 } else { | 515 } else { |
| 516 DCHECK(offset.IsExtendedRegister()); | 516 DCHECK(offset.IsExtendedRegister()); |
| 517 DCHECK(addrmode == Offset); | 517 DCHECK(addrmode == Offset); |
| 518 | 518 |
| 519 regoffset_ = offset.reg(); | 519 regoffset_ = offset.reg(); |
| 520 extend_ = offset.extend(); | 520 extend_ = offset.extend(); |
| 521 shift_amount_ = offset.shift_amount(); | 521 shift_amount_ = offset.shift_amount(); |
| 522 | 522 |
| 523 shift_= NO_SHIFT; | 523 shift_ = NO_SHIFT; |
| 524 offset_ = 0; | 524 offset_ = 0; |
| 525 | 525 |
| 526 // These assertions match those in the extended-register constructor. | 526 // These assertions match those in the extended-register constructor. |
| 527 DCHECK(!regoffset_.IsSP()); | 527 DCHECK(!regoffset_.IsSP()); |
| 528 DCHECK((extend_ == UXTW) || (extend_ == SXTW) || (extend_ == SXTX)); | 528 DCHECK((extend_ == UXTW) || (extend_ == SXTW) || (extend_ == SXTX)); |
| 529 DCHECK((regoffset_.Is64Bits() || (extend_ != SXTX))); | 529 DCHECK((regoffset_.Is64Bits() || (extend_ != SXTX))); |
| 530 } | 530 } |
| 531 } | 531 } |
| 532 | 532 |
| 533 bool MemOperand::IsImmediateOffset() const { | 533 bool MemOperand::IsImmediateOffset() const { |
| (...skipping 729 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 1263 | 1263 |
| 1264 | 1264 |
| 1265 void Assembler::ClearRecordedAstId() { | 1265 void Assembler::ClearRecordedAstId() { |
| 1266 recorded_ast_id_ = TypeFeedbackId::None(); | 1266 recorded_ast_id_ = TypeFeedbackId::None(); |
| 1267 } | 1267 } |
| 1268 | 1268 |
| 1269 | 1269 |
| 1270 } } // namespace v8::internal | 1270 } } // namespace v8::internal |
| 1271 | 1271 |
| 1272 #endif // V8_ARM64_ASSEMBLER_ARM64_INL_H_ | 1272 #endif // V8_ARM64_ASSEMBLER_ARM64_INL_H_ |
| OLD | NEW |