OLD | NEW |
1 // Copyright 2012 the V8 project authors. All rights reserved. | 1 // Copyright 2012 the V8 project authors. All rights reserved. |
2 // Use of this source code is governed by a BSD-style license that can be | 2 // Use of this source code is governed by a BSD-style license that can be |
3 // found in the LICENSE file. | 3 // found in the LICENSE file. |
4 | 4 |
5 #include <limits.h> // For LONG_MIN, LONG_MAX. | 5 #include <limits.h> // For LONG_MIN, LONG_MAX. |
6 | 6 |
7 #include "src/v8.h" | 7 #include "src/v8.h" |
8 | 8 |
9 #if V8_TARGET_ARCH_MIPS | 9 #if V8_TARGET_ARCH_MIPS |
10 | 10 |
(...skipping 4015 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
4026 li(match, Operand(cell)); | 4026 li(match, Operand(cell)); |
4027 lw(match, FieldMemOperand(match, WeakCell::kValueOffset)); | 4027 lw(match, FieldMemOperand(match, WeakCell::kValueOffset)); |
4028 Subu(match, value, match); | 4028 Subu(match, value, match); |
4029 } | 4029 } |
4030 | 4030 |
4031 | 4031 |
4032 void MacroAssembler::LoadWeakValue(Register value, Handle<WeakCell> cell, | 4032 void MacroAssembler::LoadWeakValue(Register value, Handle<WeakCell> cell, |
4033 Label* miss) { | 4033 Label* miss) { |
4034 li(value, Operand(cell)); | 4034 li(value, Operand(cell)); |
4035 lw(value, FieldMemOperand(value, WeakCell::kValueOffset)); | 4035 lw(value, FieldMemOperand(value, WeakCell::kValueOffset)); |
4036 JumpIfNotSmi(value, miss); | 4036 JumpIfSmi(value, miss); |
4037 } | 4037 } |
4038 | 4038 |
4039 | 4039 |
4040 void MacroAssembler::MovFromFloatResult(DoubleRegister dst) { | 4040 void MacroAssembler::MovFromFloatResult(DoubleRegister dst) { |
4041 if (IsMipsSoftFloatABI) { | 4041 if (IsMipsSoftFloatABI) { |
4042 if (kArchEndian == kLittle) { | 4042 if (kArchEndian == kLittle) { |
4043 Move(dst, v0, v1); | 4043 Move(dst, v0, v1); |
4044 } else { | 4044 } else { |
4045 Move(dst, v1, v0); | 4045 Move(dst, v1, v0); |
4046 } | 4046 } |
(...skipping 2232 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
6279 } | 6279 } |
6280 if (mag.shift > 0) sra(result, result, mag.shift); | 6280 if (mag.shift > 0) sra(result, result, mag.shift); |
6281 srl(at, dividend, 31); | 6281 srl(at, dividend, 31); |
6282 Addu(result, result, Operand(at)); | 6282 Addu(result, result, Operand(at)); |
6283 } | 6283 } |
6284 | 6284 |
6285 | 6285 |
6286 } } // namespace v8::internal | 6286 } } // namespace v8::internal |
6287 | 6287 |
6288 #endif // V8_TARGET_ARCH_MIPS | 6288 #endif // V8_TARGET_ARCH_MIPS |
OLD | NEW |