| OLD | NEW |
| 1 // Copyright (c) 2013, the Dart project authors. Please see the AUTHORS file | 1 // Copyright (c) 2013, the Dart project authors. Please see the AUTHORS file |
| 2 // for details. All rights reserved. Use of this source code is governed by a | 2 // for details. All rights reserved. Use of this source code is governed by a |
| 3 // BSD-style license that can be found in the LICENSE file. | 3 // BSD-style license that can be found in the LICENSE file. |
| 4 | 4 |
| 5 #include "vm/globals.h" | 5 #include "vm/globals.h" |
| 6 #if defined(TARGET_ARCH_X64) | 6 #if defined(TARGET_ARCH_X64) |
| 7 | 7 |
| 8 #include "vm/assembler.h" | 8 #include "vm/assembler.h" |
| 9 #include "vm/cpu.h" | 9 #include "vm/cpu.h" |
| 10 #include "vm/heap.h" | 10 #include "vm/heap.h" |
| (...skipping 1899 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 1910 | 1910 |
| 1911 | 1911 |
| 1912 void Assembler::addq(const Address& address, Register src) { | 1912 void Assembler::addq(const Address& address, Register src) { |
| 1913 AssemblerBuffer::EnsureCapacity ensured(&buffer_); | 1913 AssemblerBuffer::EnsureCapacity ensured(&buffer_); |
| 1914 EmitOperandREX(src, address, REX_W); | 1914 EmitOperandREX(src, address, REX_W); |
| 1915 EmitUint8(0x01); | 1915 EmitUint8(0x01); |
| 1916 EmitOperand(src & 7, address); | 1916 EmitOperand(src & 7, address); |
| 1917 } | 1917 } |
| 1918 | 1918 |
| 1919 | 1919 |
| 1920 void Assembler::adcq(Register dst, Register src) { |
| 1921 AssemblerBuffer::EnsureCapacity ensured(&buffer_); |
| 1922 Operand operand(src); |
| 1923 EmitOperandREX(dst, operand, REX_W); |
| 1924 EmitUint8(0x13); |
| 1925 EmitOperand(dst & 7, operand); |
| 1926 } |
| 1927 |
| 1928 |
| 1929 void Assembler::adcq(Register dst, const Immediate& imm) { |
| 1930 if (imm.is_int32()) { |
| 1931 AssemblerBuffer::EnsureCapacity ensured(&buffer_); |
| 1932 EmitRegisterREX(dst, REX_W); |
| 1933 EmitComplex(2, Operand(dst), imm); |
| 1934 } else { |
| 1935 movq(TMP, imm); |
| 1936 adcq(dst, TMP); |
| 1937 } |
| 1938 } |
| 1939 |
| 1940 |
| 1941 void Assembler::adcq(Register dst, const Address& address) { |
| 1942 AssemblerBuffer::EnsureCapacity ensured(&buffer_); |
| 1943 EmitOperandREX(dst, address, REX_W); |
| 1944 EmitUint8(0x13); |
| 1945 EmitOperand(dst & 7, address); |
| 1946 } |
| 1947 |
| 1948 |
| 1920 void Assembler::subl(Register dst, Register src) { | 1949 void Assembler::subl(Register dst, Register src) { |
| 1921 AssemblerBuffer::EnsureCapacity ensured(&buffer_); | 1950 AssemblerBuffer::EnsureCapacity ensured(&buffer_); |
| 1922 Operand operand(src); | 1951 Operand operand(src); |
| 1923 EmitOperandREX(dst, operand, REX_NONE); | 1952 EmitOperandREX(dst, operand, REX_NONE); |
| 1924 EmitUint8(0x2B); | 1953 EmitUint8(0x2B); |
| 1925 EmitOperand(dst & 7, operand); | 1954 EmitOperand(dst & 7, operand); |
| 1926 } | 1955 } |
| 1927 | 1956 |
| 1928 | 1957 |
| 1929 void Assembler::subl(Register dst, const Address& address) { | 1958 void Assembler::subl(Register dst, const Address& address) { |
| (...skipping 1733 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 3663 | 3692 |
| 3664 | 3693 |
| 3665 const char* Assembler::FpuRegisterName(FpuRegister reg) { | 3694 const char* Assembler::FpuRegisterName(FpuRegister reg) { |
| 3666 ASSERT((0 <= reg) && (reg < kNumberOfXmmRegisters)); | 3695 ASSERT((0 <= reg) && (reg < kNumberOfXmmRegisters)); |
| 3667 return xmm_reg_names[reg]; | 3696 return xmm_reg_names[reg]; |
| 3668 } | 3697 } |
| 3669 | 3698 |
| 3670 } // namespace dart | 3699 } // namespace dart |
| 3671 | 3700 |
| 3672 #endif // defined TARGET_ARCH_X64 | 3701 #endif // defined TARGET_ARCH_X64 |
| OLD | NEW |