| OLD | NEW |
| 1 // Copyright (c) 1994-2006 Sun Microsystems Inc. | 1 // Copyright (c) 1994-2006 Sun Microsystems Inc. |
| 2 // All Rights Reserved. | 2 // All Rights Reserved. |
| 3 // | 3 // |
| 4 // Redistribution and use in source and binary forms, with or without | 4 // Redistribution and use in source and binary forms, with or without |
| 5 // modification, are permitted provided that the following conditions | 5 // modification, are permitted provided that the following conditions |
| 6 // are met: | 6 // are met: |
| 7 // | 7 // |
| 8 // - Redistributions of source code must retain the above copyright notice, | 8 // - Redistributions of source code must retain the above copyright notice, |
| 9 // this list of conditions and the following disclaimer. | 9 // this list of conditions and the following disclaimer. |
| 10 // | 10 // |
| (...skipping 689 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 700 } | 700 } |
| 701 | 701 |
| 702 | 702 |
| 703 void Assembler::add(Register dst, const Operand& src) { | 703 void Assembler::add(Register dst, const Operand& src) { |
| 704 EnsureSpace ensure_space(this); | 704 EnsureSpace ensure_space(this); |
| 705 EMIT(0x03); | 705 EMIT(0x03); |
| 706 emit_operand(dst, src); | 706 emit_operand(dst, src); |
| 707 } | 707 } |
| 708 | 708 |
| 709 | 709 |
| 710 void Assembler::add(const Operand& dst, Register src) { |
| 711 EnsureSpace ensure_space(this); |
| 712 EMIT(0x01); |
| 713 emit_operand(src, dst); |
| 714 } |
| 715 |
| 716 |
| 710 void Assembler::add(const Operand& dst, const Immediate& x) { | 717 void Assembler::add(const Operand& dst, const Immediate& x) { |
| 711 ASSERT(reloc_info_writer.last_pc() != NULL); | 718 ASSERT(reloc_info_writer.last_pc() != NULL); |
| 712 EnsureSpace ensure_space(this); | 719 EnsureSpace ensure_space(this); |
| 713 emit_arith(0, dst, x); | 720 emit_arith(0, dst, x); |
| 714 } | 721 } |
| 715 | 722 |
| 716 | 723 |
| 717 void Assembler::and_(Register dst, int32_t imm32) { | 724 void Assembler::and_(Register dst, int32_t imm32) { |
| 718 and_(dst, Immediate(imm32)); | 725 and_(dst, Immediate(imm32)); |
| 719 } | 726 } |
| (...skipping 1759 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 2479 fprintf(coverage_log, "%s\n", file_line); | 2486 fprintf(coverage_log, "%s\n", file_line); |
| 2480 fflush(coverage_log); | 2487 fflush(coverage_log); |
| 2481 } | 2488 } |
| 2482 } | 2489 } |
| 2483 | 2490 |
| 2484 #endif | 2491 #endif |
| 2485 | 2492 |
| 2486 } } // namespace v8::internal | 2493 } } // namespace v8::internal |
| 2487 | 2494 |
| 2488 #endif // V8_TARGET_ARCH_IA32 | 2495 #endif // V8_TARGET_ARCH_IA32 |
| OLD | NEW |