OLD | NEW |
1 # Copyright 2013 the V8 project authors. All rights reserved. | 1 # Copyright 2013 the V8 project authors. All rights reserved. |
2 # Redistribution and use in source and binary forms, with or without | 2 # Redistribution and use in source and binary forms, with or without |
3 # modification, are permitted provided that the following conditions are | 3 # modification, are permitted provided that the following conditions are |
4 # met: | 4 # met: |
5 # | 5 # |
6 # * Redistributions of source code must retain the above copyright | 6 # * Redistributions of source code must retain the above copyright |
7 # notice, this list of conditions and the following disclaimer. | 7 # notice, this list of conditions and the following disclaimer. |
8 # * Redistributions in binary form must reproduce the above | 8 # * Redistributions in binary form must reproduce the above |
9 # copyright notice, this list of conditions and the following | 9 # copyright notice, this list of conditions and the following |
10 # disclaimer in the documentation and/or other materials provided | 10 # disclaimer in the documentation and/or other materials provided |
(...skipping 37 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
48 # on the target. | 48 # on the target. |
49 'v8_can_use_vfp32dregs%': 'false', | 49 'v8_can_use_vfp32dregs%': 'false', |
50 'arm_test_noprobe%': 'off', | 50 'arm_test_noprobe%': 'off', |
51 | 51 |
52 # Similar to vfp but on MIPS. | 52 # Similar to vfp but on MIPS. |
53 'v8_can_use_fpu_instructions%': 'true', | 53 'v8_can_use_fpu_instructions%': 'true', |
54 | 54 |
55 # Similar to the ARM hard float ABI but on MIPS. | 55 # Similar to the ARM hard float ABI but on MIPS. |
56 'v8_use_mips_abi_hardfloat%': 'true', | 56 'v8_use_mips_abi_hardfloat%': 'true', |
57 | 57 |
58 # Default arch variant for MIPS. | |
59 'mips_arch_variant%': 'r2', | |
60 | |
61 # Possible values fp32, fp64, fpxx. | |
62 # fp32 - 32 32-bit FPU registers are available, doubles are placed in | |
63 # register pairs. | |
64 # fp64 - 32 64-bit FPU registers are available. | |
65 # fpxx - compatibility mode, it chooses fp32 or fp64 depending on runtime | |
66 # detection | |
67 'mips_fpu_mode%': 'fp32', | |
68 | |
69 'v8_enable_backtrace%': 0, | 58 'v8_enable_backtrace%': 0, |
70 | 59 |
71 # Enable profiling support. Only required on Windows. | 60 # Enable profiling support. Only required on Windows. |
72 'v8_enable_prof%': 0, | 61 'v8_enable_prof%': 0, |
73 | 62 |
74 # Some versions of GCC 4.5 seem to need -fno-strict-aliasing. | 63 # Some versions of GCC 4.5 seem to need -fno-strict-aliasing. |
75 'v8_no_strict_aliasing%': 0, | 64 'v8_no_strict_aliasing%': 0, |
76 | 65 |
77 # Chrome needs this definition unconditionally. For standalone V8 builds, | 66 # Chrome needs this definition unconditionally. For standalone V8 builds, |
78 # it's handled in build/standalone.gypi. | 67 # it's handled in build/standalone.gypi. |
(...skipping 192 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
271 'defines': [ | 260 'defines': [ |
272 'V8_TARGET_ARCH_X87', | 261 'V8_TARGET_ARCH_X87', |
273 ], | 262 ], |
274 'cflags': ['-march=i586'], | 263 'cflags': ['-march=i586'], |
275 }], # v8_target_arch=="x87" | 264 }], # v8_target_arch=="x87" |
276 ['v8_target_arch=="mips"', { | 265 ['v8_target_arch=="mips"', { |
277 'defines': [ | 266 'defines': [ |
278 'V8_TARGET_ARCH_MIPS', | 267 'V8_TARGET_ARCH_MIPS', |
279 ], | 268 ], |
280 'conditions': [ | 269 'conditions': [ |
281 ['v8_target_arch==target_arch and android_webview_build==0', { | 270 [ 'v8_can_use_fpu_instructions=="true"', { |
282 # Target built with a Mips CXX compiler. | 271 'defines': [ |
283 'target_conditions': [ | 272 'CAN_USE_FPU_INSTRUCTIONS', |
284 ['_toolset=="target"', { | 273 ], |
| 274 }], |
| 275 [ 'v8_use_mips_abi_hardfloat=="true"', { |
| 276 'defines': [ |
| 277 '__mips_hard_float=1', |
| 278 'CAN_USE_FPU_INSTRUCTIONS', |
| 279 ], |
| 280 }, { |
| 281 'defines': [ |
| 282 '__mips_soft_float=1' |
| 283 ] |
| 284 }], |
| 285 ], |
| 286 'target_conditions': [ |
| 287 ['_toolset=="target"', { |
| 288 'conditions': [ |
| 289 ['v8_target_arch==target_arch and android_webview_build==0', { |
| 290 # Target built with a Mips CXX compiler. |
285 'cflags': ['-EB'], | 291 'cflags': ['-EB'], |
286 'ldflags': ['-EB'], | 292 'ldflags': ['-EB'], |
287 'conditions': [ | 293 'conditions': [ |
288 [ 'v8_use_mips_abi_hardfloat=="true"', { | 294 [ 'v8_use_mips_abi_hardfloat=="true"', { |
289 'cflags': ['-mhard-float'], | 295 'cflags': ['-mhard-float'], |
290 'ldflags': ['-mhard-float'], | 296 'ldflags': ['-mhard-float'], |
291 }, { | 297 }, { |
292 'cflags': ['-msoft-float'], | 298 'cflags': ['-msoft-float'], |
293 'ldflags': ['-msoft-float'], | 299 'ldflags': ['-msoft-float'], |
294 }], | 300 }], |
295 ['mips_fpu_mode=="fp64"', { | |
296 'cflags': ['-mfp64'], | |
297 }], | |
298 ['mips_fpu_mode=="fpxx"', { | |
299 'cflags': ['-mfpxx'], | |
300 }], | |
301 ['mips_fpu_mode=="fp32"', { | |
302 'cflags': ['-mfp32'], | |
303 }], | |
304 ['mips_arch_variant=="r6"', { | 301 ['mips_arch_variant=="r6"', { |
| 302 'defines': [ |
| 303 '_MIPS_ARCH_MIPS32R6', |
| 304 'FPU_MODE_FP64', |
| 305 ], |
305 'cflags!': ['-mfp32', '-mfpxx'], | 306 'cflags!': ['-mfp32', '-mfpxx'], |
306 'cflags': ['-mips32r6', '-Wa,-mips32r6'], | 307 'cflags': ['-mips32r6', '-Wa,-mips32r6'], |
307 'ldflags': [ | 308 'ldflags': [ |
308 '-mips32r6', | 309 '-mips32r6', |
309 '-Wl,--dynamic-linker=$(LDSO_PATH)', | 310 '-Wl,--dynamic-linker=$(LDSO_PATH)', |
310 '-Wl,--rpath=$(LD_R_PATH)', | 311 '-Wl,--rpath=$(LD_R_PATH)', |
311 ], | 312 ], |
312 }], | 313 }], |
313 ['mips_arch_variant=="r2"', { | 314 ['mips_arch_variant=="r2"', { |
| 315 'conditions': [ |
| 316 [ 'mips_fpu_mode=="fp64"', { |
| 317 'defines': [ |
| 318 '_MIPS_ARCH_MIPS32R2', |
| 319 'FPU_MODE_FP64', |
| 320 ], |
| 321 'cflags': ['-mfp64'], |
| 322 }], |
| 323 ['mips_fpu_mode=="fpxx"', { |
| 324 'defines': [ |
| 325 '_MIPS_ARCH_MIPS32R2', |
| 326 'FPU_MODE_FPXX', |
| 327 ], |
| 328 'cflags': ['-mfpxx'], |
| 329 }], |
| 330 ['mips_fpu_mode=="fp32"', { |
| 331 'defines': [ |
| 332 '_MIPS_ARCH_MIPS32R2', |
| 333 'FPU_MODE_FP32', |
| 334 ], |
| 335 'cflags': ['-mfp32'], |
| 336 }], |
| 337 ], |
314 'cflags': ['-mips32r2', '-Wa,-mips32r2'], | 338 'cflags': ['-mips32r2', '-Wa,-mips32r2'], |
315 'ldflags': ['-mips32r2'], | 339 'ldflags': ['-mips32r2'], |
316 }], | 340 }], |
317 ['mips_arch_variant=="r1"', { | 341 ['mips_arch_variant=="r1"', { |
| 342 'defines': [ |
| 343 'FPU_MODE_FP32', |
| 344 ], |
318 'cflags!': ['-mfp64', '-mfpxx'], | 345 'cflags!': ['-mfp64', '-mfpxx'], |
319 'cflags': ['-mips32', '-Wa,-mips32'], | 346 'cflags': ['-mips32', '-Wa,-mips32'], |
320 'ldflags': ['-mips32'], | 347 'ldflags': ['-mips32'], |
321 }], | 348 }], |
322 ['mips_arch_variant=="rx"', { | 349 ['mips_arch_variant=="rx"', { |
| 350 'defines': [ |
| 351 '_MIPS_ARCH_MIPS32RX', |
| 352 'FPU_MODE_FPXX', |
| 353 ], |
323 'cflags!': ['-mfp64', '-mfp32'], | 354 'cflags!': ['-mfp64', '-mfp32'], |
324 'cflags': ['-mips32', '-Wa,-mips32', '-mfpxx'], | 355 'cflags': ['-mips32', '-Wa,-mips32', '-mfpxx'], |
325 'ldflags': ['-mips32'], | 356 'ldflags': ['-mips32'], |
326 }], | 357 }], |
327 ], | 358 ], |
| 359 }, { |
| 360 # 'v8_target_arch!=target_arch' |
| 361 # Target not built with an MIPS CXX compiler (simulator build). |
| 362 'conditions': [ |
| 363 ['mips_arch_variant=="r6"', { |
| 364 'defines': [ |
| 365 '_MIPS_ARCH_MIPS32R6', |
| 366 'FPU_MODE_FP64', |
| 367 ], |
| 368 }], |
| 369 ['mips_arch_variant=="r2"', { |
| 370 'conditions': [ |
| 371 [ 'mips_fpu_mode=="fp64"', { |
| 372 'defines': [ |
| 373 '_MIPS_ARCH_MIPS32R2', |
| 374 'FPU_MODE_FP64', |
| 375 ], |
| 376 }], |
| 377 ['mips_fpu_mode=="fpxx"', { |
| 378 'defines': [ |
| 379 '_MIPS_ARCH_MIPS32R2', |
| 380 'FPU_MODE_FPXX', |
| 381 ], |
| 382 }], |
| 383 ['mips_fpu_mode=="fp32"', { |
| 384 'defines': [ |
| 385 '_MIPS_ARCH_MIPS32R2', |
| 386 'FPU_MODE_FP32', |
| 387 ], |
| 388 }], |
| 389 ], |
| 390 }], |
| 391 ['mips_arch_variant=="r1"', { |
| 392 'defines': [ |
| 393 'FPU_MODE_FP32', |
| 394 ], |
| 395 }], |
| 396 ['mips_arch_variant=="rx"', { |
| 397 'defines': [ |
| 398 '_MIPS_ARCH_MIPS32RX', |
| 399 'FPU_MODE_FPXX', |
| 400 ], |
| 401 }], |
| 402 ], |
328 }], | 403 }], |
329 ], | 404 ], |
330 }], | 405 }], #_toolset=="target" |
| 406 ['_toolset=="host"', { |
| 407 'conditions': [ |
| 408 ['mips_arch_variant=="rx"', { |
| 409 'defines': [ |
| 410 '_MIPS_ARCH_MIPS32RX', |
| 411 'FPU_MODE_FPXX', |
| 412 ], |
| 413 }], |
| 414 ['mips_arch_variant=="r6"', { |
| 415 'defines': [ |
| 416 '_MIPS_ARCH_MIPS32R6', |
| 417 'FPU_MODE_FP64', |
| 418 ], |
| 419 }], |
| 420 ['mips_arch_variant=="r2"', { |
| 421 'conditions': [ |
| 422 ['mips_fpu_mode=="fp64"', { |
| 423 'defines': [ |
| 424 '_MIPS_ARCH_MIPS32R2', |
| 425 'FPU_MODE_FP64', |
| 426 ], |
| 427 }], |
| 428 ['mips_fpu_mode=="fpxx"', { |
| 429 'defines': [ |
| 430 '_MIPS_ARCH_MIPS32R2', |
| 431 'FPU_MODE_FPXX', |
| 432 ], |
| 433 }], |
| 434 ['mips_fpu_mode=="fp32"', { |
| 435 'defines': [ |
| 436 '_MIPS_ARCH_MIPS32R2', |
| 437 'FPU_MODE_FP32' |
| 438 ], |
| 439 }], |
| 440 ], |
| 441 }], |
| 442 ['mips_arch_variant=="r1"', { |
| 443 'defines': ['FPU_MODE_FP32',], |
| 444 }], |
| 445 ] |
| 446 }], #_toolset=="host" |
| 447 ], |
| 448 }], # v8_target_arch=="mips" |
| 449 ['v8_target_arch=="mipsel"', { |
| 450 'defines': [ |
| 451 'V8_TARGET_ARCH_MIPS', |
| 452 ], |
| 453 'conditions': [ |
331 [ 'v8_can_use_fpu_instructions=="true"', { | 454 [ 'v8_can_use_fpu_instructions=="true"', { |
332 'defines': [ | 455 'defines': [ |
333 'CAN_USE_FPU_INSTRUCTIONS', | 456 'CAN_USE_FPU_INSTRUCTIONS', |
334 ], | 457 ], |
335 }], | 458 }], |
336 [ 'v8_use_mips_abi_hardfloat=="true"', { | 459 [ 'v8_use_mips_abi_hardfloat=="true"', { |
337 'defines': [ | 460 'defines': [ |
338 '__mips_hard_float=1', | 461 '__mips_hard_float=1', |
339 'CAN_USE_FPU_INSTRUCTIONS', | 462 'CAN_USE_FPU_INSTRUCTIONS', |
340 ], | 463 ], |
341 }, { | 464 }, { |
342 'defines': [ | 465 'defines': [ |
343 '__mips_soft_float=1' | 466 '__mips_soft_float=1' |
344 ], | 467 ], |
345 }], | 468 }], |
346 ['mips_arch_variant=="rx"', { | 469 ], |
347 'defines': [ | 470 'target_conditions': [ |
348 '_MIPS_ARCH_MIPS32RX', | 471 ['_toolset=="target"', { |
349 'FPU_MODE_FPXX', | |
350 ], | |
351 }], | |
352 ['mips_arch_variant=="r6"', { | |
353 'defines': [ | |
354 '_MIPS_ARCH_MIPS32R6', | |
355 'FPU_MODE_FP64', | |
356 ], | |
357 }], | |
358 ['mips_arch_variant=="r2"', { | |
359 'defines': ['_MIPS_ARCH_MIPS32R2',], | |
360 'conditions': [ | 472 'conditions': [ |
361 ['mips_fpu_mode=="fp64"', { | 473 ['v8_target_arch==target_arch and android_webview_build==0', { |
362 'defines': ['FPU_MODE_FP64',], | 474 # Target built with a Mips CXX compiler. |
363 }], | |
364 ['mips_fpu_mode=="fpxx"', { | |
365 'defines': ['FPU_MODE_FPXX',], | |
366 }], | |
367 ['mips_fpu_mode=="fp32"', { | |
368 'defines': ['FPU_MODE_FP32',], | |
369 }], | |
370 ], | |
371 }], | |
372 ['mips_arch_variant=="r1"', { | |
373 'defines': ['FPU_MODE_FP32',], | |
374 }], | |
375 ], | |
376 }], # v8_target_arch=="mips" | |
377 ['v8_target_arch=="mipsel"', { | |
378 'defines': [ | |
379 'V8_TARGET_ARCH_MIPS', | |
380 ], | |
381 'conditions': [ | |
382 ['v8_target_arch==target_arch and android_webview_build==0', { | |
383 # Target built with a Mips CXX compiler. | |
384 'target_conditions': [ | |
385 ['_toolset=="target"', { | |
386 'cflags': ['-EL'], | 475 'cflags': ['-EL'], |
387 'ldflags': ['-EL'], | 476 'ldflags': ['-EL'], |
388 'conditions': [ | 477 'conditions': [ |
389 [ 'v8_use_mips_abi_hardfloat=="true"', { | 478 [ 'v8_use_mips_abi_hardfloat=="true"', { |
390 'cflags': ['-mhard-float'], | 479 'cflags': ['-mhard-float'], |
391 'ldflags': ['-mhard-float'], | 480 'ldflags': ['-mhard-float'], |
392 }, { | 481 }, { |
393 'cflags': ['-msoft-float'], | 482 'cflags': ['-msoft-float'], |
394 'ldflags': ['-msoft-float'], | 483 'ldflags': ['-msoft-float'], |
395 }], | 484 }], |
396 ['mips_fpu_mode=="fp64"', { | |
397 'cflags': ['-mfp64'], | |
398 }], | |
399 ['mips_fpu_mode=="fpxx"', { | |
400 'cflags': ['-mfpxx'], | |
401 }], | |
402 ['mips_fpu_mode=="fp32"', { | |
403 'cflags': ['-mfp32'], | |
404 }], | |
405 ['mips_arch_variant=="r6"', { | 485 ['mips_arch_variant=="r6"', { |
| 486 'defines': [ |
| 487 '_MIPS_ARCH_MIPS32R6', |
| 488 'FPU_MODE_FP64', |
| 489 ], |
406 'cflags!': ['-mfp32', '-mfpxx'], | 490 'cflags!': ['-mfp32', '-mfpxx'], |
407 'cflags': ['-mips32r6', '-Wa,-mips32r6'], | 491 'cflags': ['-mips32r6', '-Wa,-mips32r6'], |
408 'ldflags': [ | 492 'ldflags': [ |
409 '-mips32r6', | 493 '-mips32r6', |
410 '-Wl,--dynamic-linker=$(LDSO_PATH)', | 494 '-Wl,--dynamic-linker=$(LDSO_PATH)', |
411 '-Wl,--rpath=$(LD_R_PATH)', | 495 '-Wl,--rpath=$(LD_R_PATH)', |
412 ], | 496 ], |
413 }], | 497 }], |
414 ['mips_arch_variant=="r2"', { | 498 ['mips_arch_variant=="r2"', { |
| 499 'conditions': [ |
| 500 [ 'mips_fpu_mode=="fp64"', { |
| 501 'defines': [ |
| 502 '_MIPS_ARCH_MIPS32R2', |
| 503 'FPU_MODE_FP64', |
| 504 ], |
| 505 'cflags': ['-mfp64'], |
| 506 }], |
| 507 ['mips_fpu_mode=="fpxx"', { |
| 508 'defines': [ |
| 509 '_MIPS_ARCH_MIPS32R2', |
| 510 'FPU_MODE_FPXX', |
| 511 ], |
| 512 'cflags': ['-mfpxx'], |
| 513 }], |
| 514 ['mips_fpu_mode=="fp32"', { |
| 515 'defines': [ |
| 516 '_MIPS_ARCH_MIPS32R2', |
| 517 'FPU_MODE_FP32', |
| 518 ], |
| 519 'cflags': ['-mfp32'], |
| 520 }], |
| 521 ], |
415 'cflags': ['-mips32r2', '-Wa,-mips32r2'], | 522 'cflags': ['-mips32r2', '-Wa,-mips32r2'], |
416 'ldflags': ['-mips32r2'], | 523 'ldflags': ['-mips32r2'], |
417 }], | 524 }], |
418 ['mips_arch_variant=="r1"', { | 525 ['mips_arch_variant=="r1"', { |
419 'cflags!': ['-mfp64', '-mfpxx'], | 526 'cflags!': ['-mfp64', '-mfpxx'], |
420 'cflags': ['-mips32', '-Wa,-mips32'], | 527 'cflags': ['-mips32', '-Wa,-mips32'], |
421 'ldflags': ['-mips32'], | 528 'ldflags': ['-mips32'], |
422 }], | 529 }], |
423 ['mips_arch_variant=="rx"', { | 530 ['mips_arch_variant=="rx"', { |
| 531 'defines': [ |
| 532 '_MIPS_ARCH_MIPS32RX', |
| 533 'FPU_MODE_FPXX', |
| 534 ], |
424 'cflags!': ['-mfp64', '-mfp32'], | 535 'cflags!': ['-mfp64', '-mfp32'], |
425 'cflags': ['-mips32', '-Wa,-mips32', '-mfpxx'], | 536 'cflags': ['-mips32', '-Wa,-mips32', '-mfpxx'], |
426 'ldflags': ['-mips32'], | 537 'ldflags': ['-mips32'], |
427 }], | 538 }], |
428 ['mips_arch_variant=="loongson"', { | 539 ['mips_arch_variant=="loongson"', { |
| 540 'defines': [ |
| 541 '_MIPS_ARCH_LOONGSON', |
| 542 'FPU_MODE_FP32', |
| 543 ], |
429 'cflags!': ['-mfp64', '-mfp32', '-mfpxx'], | 544 'cflags!': ['-mfp64', '-mfp32', '-mfpxx'], |
430 'cflags': ['-mips3', '-Wa,-mips3'], | 545 'cflags': ['-mips3', '-Wa,-mips3'], |
431 }], | 546 }], |
432 ], | 547 ], |
| 548 }, { |
| 549 # 'v8_target_arch!=target_arch' |
| 550 # Target not built with an MIPS CXX compiler (simulator build). |
| 551 'conditions': [ |
| 552 ['mips_arch_variant=="r6"', { |
| 553 'defines': [ |
| 554 '_MIPS_ARCH_MIPS32R6', |
| 555 'FPU_MODE_FP64', |
| 556 ], |
| 557 }], |
| 558 ['mips_arch_variant=="r2"', { |
| 559 'conditions': [ |
| 560 [ 'mips_fpu_mode=="fp64"', { |
| 561 'defines': [ |
| 562 '_MIPS_ARCH_MIPS32R2', |
| 563 'FPU_MODE_FP64', |
| 564 ], |
| 565 }], |
| 566 ['mips_fpu_mode=="fpxx"', { |
| 567 'defines': [ |
| 568 '_MIPS_ARCH_MIPS32R2', |
| 569 'FPU_MODE_FPXX', |
| 570 ], |
| 571 }], |
| 572 ['mips_fpu_mode=="fp32"', { |
| 573 'defines': [ |
| 574 '_MIPS_ARCH_MIPS32R2', |
| 575 'FPU_MODE_FP32', |
| 576 ], |
| 577 }], |
| 578 ], |
| 579 }], |
| 580 ['mips_arch_variant=="r1"', { |
| 581 'defines': [ |
| 582 'FPU_MODE_FP32', |
| 583 ], |
| 584 }], |
| 585 ['mips_arch_variant=="rx"', { |
| 586 'defines': [ |
| 587 '_MIPS_ARCH_MIPS32RX', |
| 588 'FPU_MODE_FPXX', |
| 589 ], |
| 590 }], |
| 591 ['mips_arch_variant=="loongson"', { |
| 592 'defines': [ |
| 593 '_MIPS_ARCH_LOONGSON', |
| 594 'FPU_MODE_FP32', |
| 595 ], |
| 596 }], |
| 597 ], |
433 }], | 598 }], |
434 ], | 599 ], |
| 600 }], #_toolset=="target |
| 601 ['_toolset=="host"', { |
| 602 'conditions': [ |
| 603 ['mips_arch_variant=="rx"', { |
| 604 'defines': [ |
| 605 '_MIPS_ARCH_MIPS32RX', |
| 606 'FPU_MODE_FPXX', |
| 607 ], |
| 608 }], |
| 609 ['mips_arch_variant=="r6"', { |
| 610 'defines': [ |
| 611 '_MIPS_ARCH_MIPS32R6', |
| 612 'FPU_MODE_FP64', |
| 613 ], |
| 614 }], |
| 615 ['mips_arch_variant=="r2"', { |
| 616 'conditions': [ |
| 617 ['mips_fpu_mode=="fp64"', { |
| 618 'defines': [ |
| 619 '_MIPS_ARCH_MIPS32R2', |
| 620 'FPU_MODE_FP64', |
| 621 ], |
| 622 }], |
| 623 ['mips_fpu_mode=="fpxx"', { |
| 624 'defines': [ |
| 625 '_MIPS_ARCH_MIPS32R2', |
| 626 'FPU_MODE_FPXX', |
| 627 ], |
| 628 }], |
| 629 ['mips_fpu_mode=="fp32"', { |
| 630 'defines': [ |
| 631 '_MIPS_ARCH_MIPS32R2', |
| 632 'FPU_MODE_FP32' |
| 633 ], |
| 634 }], |
| 635 ], |
| 636 }], |
| 637 ['mips_arch_variant=="r1"', { |
| 638 'defines': ['FPU_MODE_FP32',], |
| 639 }], |
| 640 ['mips_arch_variant=="loongson"', { |
| 641 'defines': [ |
| 642 '_MIPS_ARCH_LOONGSON', |
| 643 'FPU_MODE_FP32', |
| 644 ], |
| 645 }], |
| 646 ] |
435 }], | 647 }], |
| 648 ], |
| 649 }], # v8_target_arch=="mipsel" |
| 650 ['v8_target_arch=="mips64el"', { |
| 651 'defines': [ |
| 652 'V8_TARGET_ARCH_MIPS64', |
| 653 ], |
| 654 'conditions': [ |
436 [ 'v8_can_use_fpu_instructions=="true"', { | 655 [ 'v8_can_use_fpu_instructions=="true"', { |
437 'defines': [ | 656 'defines': [ |
438 'CAN_USE_FPU_INSTRUCTIONS', | 657 'CAN_USE_FPU_INSTRUCTIONS', |
439 ], | 658 ], |
440 }], | 659 }], |
441 [ 'v8_use_mips_abi_hardfloat=="true"', { | 660 [ 'v8_use_mips_abi_hardfloat=="true"', { |
442 'defines': [ | 661 'defines': [ |
443 '__mips_hard_float=1', | 662 '__mips_hard_float=1', |
444 'CAN_USE_FPU_INSTRUCTIONS', | 663 'CAN_USE_FPU_INSTRUCTIONS', |
445 ], | 664 ], |
446 }, { | 665 }, { |
447 'defines': [ | 666 'defines': [ |
448 '__mips_soft_float=1' | 667 '__mips_soft_float=1' |
449 ], | 668 ], |
450 }], | 669 }], |
451 ['mips_arch_variant=="rx"', { | 670 ], |
452 'defines': [ | 671 'target_conditions': [ |
453 '_MIPS_ARCH_MIPS32RX', | 672 ['_toolset=="target"', { |
454 'FPU_MODE_FPXX', | |
455 ], | |
456 }], | |
457 ['mips_arch_variant=="r6"', { | |
458 'defines': [ | |
459 '_MIPS_ARCH_MIPS32R6', | |
460 'FPU_MODE_FP64', | |
461 ], | |
462 }], | |
463 ['mips_arch_variant=="r2"', { | |
464 'defines': ['_MIPS_ARCH_MIPS32R2',], | |
465 'conditions': [ | 673 'conditions': [ |
466 ['mips_fpu_mode=="fp64"', { | 674 ['v8_target_arch==target_arch and android_webview_build==0', { |
467 'defines': ['FPU_MODE_FP64',], | |
468 }], | |
469 ['mips_fpu_mode=="fpxx"', { | |
470 'defines': ['FPU_MODE_FPXX',], | |
471 }], | |
472 ['mips_fpu_mode=="fp32"', { | |
473 'defines': ['FPU_MODE_FP32',], | |
474 }], | |
475 ], | |
476 }], | |
477 ['mips_arch_variant=="r1"', { | |
478 'defines': ['FPU_MODE_FP32',], | |
479 }], | |
480 ['mips_arch_variant=="loongson"', { | |
481 'defines': [ | |
482 '_MIPS_ARCH_LOONGSON', | |
483 'FPU_MODE_FP32', | |
484 ], | |
485 }], | |
486 ], | |
487 }], # v8_target_arch=="mipsel" | |
488 ['v8_target_arch=="mips64el"', { | |
489 'defines': [ | |
490 'V8_TARGET_ARCH_MIPS64', | |
491 ], | |
492 'conditions': [ | |
493 ['v8_target_arch==target_arch and android_webview_build==0', { | |
494 # Target built with a Mips CXX compiler. | |
495 'target_conditions': [ | |
496 ['_toolset=="target"', { | |
497 'cflags': ['-EL'], | 675 'cflags': ['-EL'], |
498 'ldflags': ['-EL'], | 676 'ldflags': ['-EL'], |
499 'conditions': [ | 677 'conditions': [ |
500 [ 'v8_use_mips_abi_hardfloat=="true"', { | 678 [ 'v8_use_mips_abi_hardfloat=="true"', { |
501 'cflags': ['-mhard-float'], | 679 'cflags': ['-mhard-float'], |
502 'ldflags': ['-mhard-float'], | 680 'ldflags': ['-mhard-float'], |
503 }, { | 681 }, { |
504 'cflags': ['-msoft-float'], | 682 'cflags': ['-msoft-float'], |
505 'ldflags': ['-msoft-float'], | 683 'ldflags': ['-msoft-float'], |
506 }], | 684 }], |
507 ['mips_arch_variant=="r6"', { | 685 ['mips_arch_variant=="r6"', { |
| 686 'defines': ['_MIPS_ARCH_MIPS64R6',], |
508 'cflags': ['-mips64r6', '-mabi=64', '-Wa,-mips64r6'], | 687 'cflags': ['-mips64r6', '-mabi=64', '-Wa,-mips64r6'], |
509 'ldflags': [ | 688 'ldflags': [ |
510 '-mips64r6', '-mabi=64', | 689 '-mips64r6', '-mabi=64', |
511 '-Wl,--dynamic-linker=$(LDSO_PATH)', | 690 '-Wl,--dynamic-linker=$(LDSO_PATH)', |
512 '-Wl,--rpath=$(LD_R_PATH)', | 691 '-Wl,--rpath=$(LD_R_PATH)', |
513 ], | 692 ], |
514 }], | 693 }], |
515 ['mips_arch_variant=="r2"', { | 694 ['mips_arch_variant=="r2"', { |
| 695 'defines': ['_MIPS_ARCH_MIPS64R2',], |
516 'cflags': ['-mips64r2', '-mabi=64', '-Wa,-mips64r2'], | 696 'cflags': ['-mips64r2', '-mabi=64', '-Wa,-mips64r2'], |
517 'ldflags': [ | 697 'ldflags': [ |
518 '-mips64r2', '-mabi=64', | 698 '-mips64r2', '-mabi=64', |
519 '-Wl,--dynamic-linker=$(LDSO_PATH)', | 699 '-Wl,--dynamic-linker=$(LDSO_PATH)', |
520 '-Wl,--rpath=$(LD_R_PATH)', | 700 '-Wl,--rpath=$(LD_R_PATH)', |
521 ], | 701 ], |
522 }], | 702 }], |
523 ], | 703 ], |
| 704 }, { |
| 705 # 'v8_target_arch!=target_arch' |
| 706 # Target not built with an MIPS CXX compiler (simulator build). |
| 707 'conditions': [ |
| 708 ['mips_arch_variant=="r6"', { |
| 709 'defines': ['_MIPS_ARCH_MIPS64R6',], |
| 710 }], |
| 711 ['mips_arch_variant=="r2"', { |
| 712 'defines': ['_MIPS_ARCH_MIPS64R2',], |
| 713 }], |
| 714 ], |
524 }], | 715 }], |
525 ], | 716 ], |
526 }], | 717 }], #'_toolset=="target" |
527 [ 'v8_can_use_fpu_instructions=="true"', { | 718 ['_toolset=="host"', { |
528 'defines': [ | 719 'conditions': [ |
529 'CAN_USE_FPU_INSTRUCTIONS', | 720 ['mips_arch_variant=="r6"', { |
| 721 'defines': ['_MIPS_ARCH_MIPS64R6',], |
| 722 }], |
| 723 ['mips_arch_variant=="r2"', { |
| 724 'defines': ['_MIPS_ARCH_MIPS64R2',], |
| 725 }], |
530 ], | 726 ], |
531 }], | 727 }], #'_toolset=="host" |
532 [ 'v8_use_mips_abi_hardfloat=="true"', { | |
533 'defines': [ | |
534 '__mips_hard_float=1', | |
535 'CAN_USE_FPU_INSTRUCTIONS', | |
536 ], | |
537 }, { | |
538 'defines': [ | |
539 '__mips_soft_float=1' | |
540 ], | |
541 }], | |
542 ['mips_arch_variant=="r6"', { | |
543 'defines': ['_MIPS_ARCH_MIPS64R6',], | |
544 }], | |
545 ['mips_arch_variant=="r2"', { | |
546 'defines': ['_MIPS_ARCH_MIPS64R2',], | |
547 }], | |
548 ], | 728 ], |
549 }], # v8_target_arch=="mips64el" | 729 }], # v8_target_arch=="mips64el" |
550 ['v8_target_arch=="x64"', { | 730 ['v8_target_arch=="x64"', { |
551 'defines': [ | 731 'defines': [ |
552 'V8_TARGET_ARCH_X64', | 732 'V8_TARGET_ARCH_X64', |
553 ], | 733 ], |
554 'xcode_settings': { | 734 'xcode_settings': { |
555 'ARCHS': [ 'x86_64' ], | 735 'ARCHS': [ 'x86_64' ], |
556 }, | 736 }, |
557 'msvs_settings': { | 737 'msvs_settings': { |
(...skipping 415 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
973 'OptimizeReferences': '2', | 1153 'OptimizeReferences': '2', |
974 'EnableCOMDATFolding': '2', | 1154 'EnableCOMDATFolding': '2', |
975 }, | 1155 }, |
976 }, | 1156 }, |
977 }], # OS=="win" | 1157 }], # OS=="win" |
978 ], # conditions | 1158 ], # conditions |
979 }, # Release | 1159 }, # Release |
980 }, # configurations | 1160 }, # configurations |
981 }, # target_defaults | 1161 }, # target_defaults |
982 } | 1162 } |
OLD | NEW |