Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(416)

Side by Side Diff: tests_lit/llvm2ice_tests/nacl-atomic-intrinsics.ll

Issue 705513002: Subzero: Delete szdiff.py tests and ERRORS tests. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Remove call.ll Created 6 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 ; This tests each of the supported NaCl atomic instructions for every 1 ; This tests each of the supported NaCl atomic instructions for every
2 ; size allowed. 2 ; size allowed.
3 3
4 ; TODO(kschimpf) Find out why lc2i is needed. 4 ; TODO(kschimpf) Find out why lc2i is needed.
5 ; RUN: %lc2i -i %s --args -O2 --verbose none \ 5 ; RUN: %lc2i -i %s --args -O2 --verbose none \
6 ; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \ 6 ; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \
7 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - \ 7 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - \
8 ; RUN: | %iflc FileCheck %s 8 ; RUN: | %iflc FileCheck %s
9 ; RUN: %p2i -i %s --args -O2 --verbose none \ 9 ; RUN: %p2i -i %s --args -O2 --verbose none \
10 ; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \ 10 ; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \
11 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - \ 11 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - \
12 ; RUN: | FileCheck --check-prefix=CHECKO2 %s 12 ; RUN: | FileCheck --check-prefix=CHECKO2 %s
13 ; RUN: %lc2i -i %s --args -Om1 --verbose none \ 13 ; RUN: %lc2i -i %s --args -Om1 --verbose none \
14 ; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \ 14 ; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \
15 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - \ 15 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - \
16 ; RUN: | %iflc FileCheck %s 16 ; RUN: | %iflc FileCheck %s
17 ; RUN: %p2i -i %s --args --verbose none \
18 ; RUN: | FileCheck --check-prefix=ERRORS %s
19 17
20 declare i8 @llvm.nacl.atomic.load.i8(i8*, i32) 18 declare i8 @llvm.nacl.atomic.load.i8(i8*, i32)
21 declare i16 @llvm.nacl.atomic.load.i16(i16*, i32) 19 declare i16 @llvm.nacl.atomic.load.i16(i16*, i32)
22 declare i32 @llvm.nacl.atomic.load.i32(i32*, i32) 20 declare i32 @llvm.nacl.atomic.load.i32(i32*, i32)
23 declare i64 @llvm.nacl.atomic.load.i64(i64*, i32) 21 declare i64 @llvm.nacl.atomic.load.i64(i64*, i32)
24 declare void @llvm.nacl.atomic.store.i8(i8, i8*, i32) 22 declare void @llvm.nacl.atomic.store.i8(i8, i8*, i32)
25 declare void @llvm.nacl.atomic.store.i16(i16, i16*, i32) 23 declare void @llvm.nacl.atomic.store.i16(i16, i16*, i32)
26 declare void @llvm.nacl.atomic.store.i32(i32, i32*, i32) 24 declare void @llvm.nacl.atomic.store.i32(i32, i32*, i32)
27 declare void @llvm.nacl.atomic.store.i64(i64, i64*, i32) 25 declare void @llvm.nacl.atomic.store.i64(i64, i64*, i32)
28 declare i8 @llvm.nacl.atomic.rmw.i8(i32, i8*, i8, i32) 26 declare i8 @llvm.nacl.atomic.rmw.i8(i32, i8*, i8, i32)
(...skipping 886 matching lines...) Expand 10 before | Expand all | Expand 10 after
915 913
916 not_lock_free: 914 not_lock_free:
917 %z = add i32 %x, %y 915 %z = add i32 %x, %y
918 ret i32 %z 916 ret i32 %z
919 } 917 }
920 ; CHECK-LABEL: test_atomic_is_lock_free_can_dce 918 ; CHECK-LABEL: test_atomic_is_lock_free_can_dce
921 ; CHECK: mov {{.*}}, 1 919 ; CHECK: mov {{.*}}, 1
922 ; CHECK: ret 920 ; CHECK: ret
923 ; CHECK: add 921 ; CHECK: add
924 ; CHECK: ret 922 ; CHECK: ret
925
926 ; ERRORS-NOT: ICE translation error
OLDNEW
« no previous file with comments | « tests_lit/llvm2ice_tests/nacl-atomic-cmpxchg-optimization.ll ('k') | tests_lit/llvm2ice_tests/nacl-other-intrinsics.ll » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698