tests_lit/llvm2ice_tests/vector-select.ll - Issue 695993004: Subzero: Switch to AT&T asm syntax. I give up.

Side by Side Diff: tests_lit/llvm2ice_tests/vector-select.ll

Issue 695993004: Subzero: Switch to AT&T asm syntax. I give up. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master

Patch Set: Add opcode suffix to xchg. Use .L$ prefix for constant pool entries. Created 6 years, 1 month ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

View unified diff | Download patch

« no previous file with comments | « tests_lit/llvm2ice_tests/vector-ops.ll ('k') | no next file » | no next file with comments »

OLD	NEW
1 ; This file tests support for the select instruction with vector valued inputs.	1 ; This file tests support for the select instruction with vector valued inputs.

2	2

3 ; RUN: %p2i -i %s --args -O2 --verbose none \	3 ; RUN: %p2i -i %s --args -O2 --verbose none \

4 ; RUN: \| llvm-mc -triple=i686-none-nacl -x86-asm-syntax=intel -filetype=obj \	4 ; RUN: \| llvm-mc -triple=i686-none-nacl -filetype=obj \

5 ; RUN: \| llvm-objdump -d --symbolize -x86-asm-syntax=intel - \| FileCheck %s	5 ; RUN: \| llvm-objdump -d --symbolize -x86-asm-syntax=intel - \| FileCheck %s

6 ; RUN: %p2i -i %s --args -Om1 --verbose none \	6 ; RUN: %p2i -i %s --args -Om1 --verbose none \

7 ; RUN: \| llvm-mc -triple=i686-none-nacl -x86-asm-syntax=intel -filetype=obj \	7 ; RUN: \| llvm-mc -triple=i686-none-nacl -filetype=obj \

8 ; RUN: \| llvm-objdump -d --symbolize -x86-asm-syntax=intel - \| FileCheck %s	8 ; RUN: \| llvm-objdump -d --symbolize -x86-asm-syntax=intel - \| FileCheck %s

9 ; RUN: %p2i -i %s --args -O2 -mattr=sse4.1 --verbose none \	9 ; RUN: %p2i -i %s --args -O2 -mattr=sse4.1 --verbose none \

10 ; RUN: \| llvm-mc -triple=i686-none-nacl -x86-asm-syntax=intel -filetype=obj \	10 ; RUN: \| llvm-mc -triple=i686-none-nacl -filetype=obj \

11 ; RUN: \| llvm-objdump -d --symbolize -x86-asm-syntax=intel - \	11 ; RUN: \| llvm-objdump -d --symbolize -x86-asm-syntax=intel - \

12 ; RUN: \| FileCheck --check-prefix=SSE41 %s	12 ; RUN: \| FileCheck --check-prefix=SSE41 %s

13 ; RUN: %p2i -i %s --args -Om1 -mattr=sse4.1 --verbose none \	13 ; RUN: %p2i -i %s --args -Om1 -mattr=sse4.1 --verbose none \

14 ; RUN: \| llvm-mc -triple=i686-none-nacl -x86-asm-syntax=intel -filetype=obj \	14 ; RUN: \| llvm-mc -triple=i686-none-nacl -filetype=obj \

15 ; RUN: \| llvm-objdump -d --symbolize -x86-asm-syntax=intel - \	15 ; RUN: \| llvm-objdump -d --symbolize -x86-asm-syntax=intel - \

16 ; RUN: \| FileCheck --check-prefix=SSE41 %s	16 ; RUN: \| FileCheck --check-prefix=SSE41 %s

17 ; RUN: %p2i -i %s --args --verbose none \| FileCheck --check-prefix=ERRORS %s	17 ; RUN: %p2i -i %s --args --verbose none \| FileCheck --check-prefix=ERRORS %s

18 ; RUN: %p2i -i %s --insts \| %szdiff %s \| FileCheck --check-prefix=DUMP %s	18 ; RUN: %p2i -i %s --insts \| %szdiff %s \| FileCheck --check-prefix=DUMP %s

19	19

20 define <16 x i8> @test_select_v16i8(<16 x i1> %cond, <16 x i8> %arg1, <16 x i8> %arg2) {	20 define <16 x i8> @test_select_v16i8(<16 x i1> %cond, <16 x i8> %arg1, <16 x i8> %arg2) {

21 entry:	21 entry:

22 %res = select <16 x i1> %cond, <16 x i8> %arg1, <16 x i8> %arg2	22 %res = select <16 x i1> %cond, <16 x i8> %arg1, <16 x i8> %arg2

23 ret <16 x i8> %res	23 ret <16 x i8> %res

24 ; CHECK-LABEL: test_select_v16i8:	24 ; CHECK-LABEL: test_select_v16i8:

(...skipping 81 matching lines...) Expand 10 before \| Expand all \| Expand 10 after Loading...
106 ; CHECK: pandn	106 ; CHECK: pandn

107 ; CHECK: por	107 ; CHECK: por

108	108

109 ; SSE41-LABEL: test_select_v4i1:	109 ; SSE41-LABEL: test_select_v4i1:

110 ; SSE41: pslld xmm0, 31	110 ; SSE41: pslld xmm0, 31

111 ; SSE41: blendvps xmm{{[0-7]}}, {{xmm[0-7]\|xmmword}}	111 ; SSE41: blendvps xmm{{[0-7]}}, {{xmm[0-7]\|xmmword}}

112 }	112 }

113	113

114 ; ERRORS-NOT: ICE translation error	114 ; ERRORS-NOT: ICE translation error

115 ; DUMP-NOT: SZ	115 ; DUMP-NOT: SZ

OLD	NEW