tests_lit/llvm2ice_tests/nacl-atomic-cmpxchg-optimization.ll - Issue 695993004: Subzero: Switch to AT&T asm syntax. I give up.

Side by Side Diff

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Keyboard Shortcuts

	File
u :	up to issue
j / k :	jump to file after / before current file
J / K :	jump to next file with a comment after / before current file
	Side-by-side diff
i :	toggle intra-line diffs
e :	expand all comments
c :	collapse all comments
s :	toggle showing all comments
n / p :	next / previous diff chunk or comment
N / P :	next / previous comment
<Up> / <Down> :	next / previous line

	Issue
u :	up to list of issues
j / k :	jump to patch after / before current patch
o / <Enter> :	open current patch in side-by-side view
i :	open current patch in unified diff view

	Issue List
j / k :	jump to issue after / before current issue
o / <Enter> :	open current issue

Side by Side Diff: tests_lit/llvm2ice_tests/nacl-atomic-cmpxchg-optimization.ll

Issue 695993004: Subzero: Switch to AT&T asm syntax. I give up. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master

Patch Set: Add opcode suffix to xchg. Use .L$ prefix for constant pool entries. Created 6 years, 1 month ago

Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.

Jump to:

View unified diff | Download patch

« no previous file with comments | « tests_lit/llvm2ice_tests/mangle.ll ('k') | tests_lit/llvm2ice_tests/nacl-atomic-fence-all.ll » ('j') | no next file with comments »

OLD	NEW
1 ; This tests the optimization of atomic cmpxchg w/ following cmp + branches.	1 ; This tests the optimization of atomic cmpxchg w/ following cmp + branches.

2	2

3 ; RUN: %p2i -i %s --args -O2 --verbose none \	3 ; RUN: %p2i -i %s --args -O2 --verbose none \

4 ; RUN: \| llvm-mc -triple=i686-none-nacl -x86-asm-syntax=intel -filetype=obj \	4 ; RUN: \| llvm-mc -triple=i686-none-nacl -filetype=obj \

5 ; RUN: \| llvm-objdump -d -symbolize -x86-asm-syntax=intel - \	5 ; RUN: \| llvm-objdump -d -symbolize -x86-asm-syntax=intel - \

6 ; RUN: \| FileCheck --check-prefix=O2 %s	6 ; RUN: \| FileCheck --check-prefix=O2 %s

7 ; RUN: %p2i -i %s --args -Om1 --verbose none \	7 ; RUN: %p2i -i %s --args -Om1 --verbose none \

8 ; RUN: \| llvm-mc -triple=i686-none-nacl -x86-asm-syntax=intel -filetype=obj \	8 ; RUN: \| llvm-mc -triple=i686-none-nacl -filetype=obj \

9 ; RUN: \| llvm-objdump -d -symbolize -x86-asm-syntax=intel - \	9 ; RUN: \| llvm-objdump -d -symbolize -x86-asm-syntax=intel - \

10 ; RUN: \| FileCheck --check-prefix=OM1 %s	10 ; RUN: \| FileCheck --check-prefix=OM1 %s

11 ; RUN: %p2i -i %s --args --verbose none \| FileCheck --check-prefix=ERRORS %s	11 ; RUN: %p2i -i %s --args --verbose none \| FileCheck --check-prefix=ERRORS %s

12	12

13 declare i32 @llvm.nacl.atomic.cmpxchg.i32(i32*, i32, i32, i32, i32)	13 declare i32 @llvm.nacl.atomic.cmpxchg.i32(i32*, i32, i32, i32, i32)

14	14

15	15

16 ; Test that a cmpxchg followed by icmp eq and branch can be optimized to	16 ; Test that a cmpxchg followed by icmp eq and branch can be optimized to

17 ; reuse the flags set by the cmpxchg instruction itself.	17 ; reuse the flags set by the cmpxchg instruction itself.

18 ; This is only expected to work w/ O2, based on lightweight liveness.	18 ; This is only expected to work w/ O2, based on lightweight liveness.

(...skipping 118 matching lines...) Expand 10 before \| Expand all \| Expand 10 after Loading...
137 ret i32 %r	137 ret i32 %r

138 }	138 }

139 ; O2-LABEL: test_atomic_cmpxchg_no_opt2	139 ; O2-LABEL: test_atomic_cmpxchg_no_opt2

140 ; O2: lock	140 ; O2: lock

141 ; O2-NEXT: cmpxchg dword ptr [e{{[^a].}}], e{{[^a]}}	141 ; O2-NEXT: cmpxchg dword ptr [e{{[^a].}}], e{{[^a]}}

142 ; O2: mov {{.*}}	142 ; O2: mov {{.*}}

143 ; O2: cmp	143 ; O2: cmp

144 ; O2: je	144 ; O2: je

145	145

146 ; ERRORS-NOT: ICE translation error	146 ; ERRORS-NOT: ICE translation error

OLD	NEW