Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(193)

Side by Side Diff: tests_lit/llvm2ice_tests/alloc.ll

Issue 695993004: Subzero: Switch to AT&T asm syntax. I give up. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Add opcode suffix to xchg. Use .L$ prefix for constant pool entries. Created 6 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « tests_lit/llvm2ice_tests/align-spill-locations.ll ('k') | tests_lit/llvm2ice_tests/bitcast.ll » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 ; This is a basic test of the alloca instruction. 1 ; This is a basic test of the alloca instruction.
2 2
3 ; RUN: %p2i -i %s --args -O2 --verbose none \ 3 ; RUN: %p2i -i %s --args -O2 --verbose none \
4 ; RUN: | llvm-mc -triple=i686-none-nacl -x86-asm-syntax=intel -filetype=obj \ 4 ; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \
5 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s 5 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s
6 ; RUN: %p2i -i %s --args -Om1 --verbose none \ 6 ; RUN: %p2i -i %s --args -Om1 --verbose none \
7 ; RUN: | llvm-mc -triple=i686-none-nacl -x86-asm-syntax=intel -filetype=obj \ 7 ; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \
8 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s 8 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s
9 ; RUN: %p2i -i %s --args --verbose none | FileCheck --check-prefix=ERRORS %s 9 ; RUN: %p2i -i %s --args --verbose none | FileCheck --check-prefix=ERRORS %s
10 10
11 define void @fixed_416_align_16(i32 %n) { 11 define void @fixed_416_align_16(i32 %n) {
12 entry: 12 entry:
13 %array = alloca i8, i32 416, align 16 13 %array = alloca i8, i32 416, align 16
14 %__2 = ptrtoint i8* %array to i32 14 %__2 = ptrtoint i8* %array to i32
15 call void @f1(i32 %__2) 15 call void @f1(i32 %__2)
16 ret void 16 ret void
17 } 17 }
(...skipping 95 matching lines...) Expand 10 before | Expand all | Expand 10 after
113 ; CHECK: add [[REG:.*]], 15 113 ; CHECK: add [[REG:.*]], 15
114 ; CHECK: and [[REG]], -16 114 ; CHECK: and [[REG]], -16
115 ; CHECK: sub esp, [[REG]] 115 ; CHECK: sub esp, [[REG]]
116 116
117 define void @f2(i32 %ignored) { 117 define void @f2(i32 %ignored) {
118 entry: 118 entry:
119 ret void 119 ret void
120 } 120 }
121 121
122 ; ERRORS-NOT: ICE translation error 122 ; ERRORS-NOT: ICE translation error
OLDNEW
« no previous file with comments | « tests_lit/llvm2ice_tests/align-spill-locations.ll ('k') | tests_lit/llvm2ice_tests/bitcast.ll » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698