Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(472)

Side by Side Diff: tests_lit/llvm2ice_tests/address-mode-opt.ll

Issue 695993004: Subzero: Switch to AT&T asm syntax. I give up. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Add opcode suffix to xchg. Use .L$ prefix for constant pool entries. Created 6 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 ; This file checks support for address mode optimization. 1 ; This file checks support for address mode optimization.
2 2
3 ; RUN: %p2i -i %s --args -O2 --verbose none \ 3 ; RUN: %p2i -i %s --args -O2 --verbose none \
4 ; RUN: | llvm-mc -triple=i686-none-nacl -x86-asm-syntax=intel -filetype=obj \ 4 ; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \
5 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s 5 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s
6 ; RUN: %p2i -i %s --args -O2 -mattr=sse4.1 --verbose none \ 6 ; RUN: %p2i -i %s --args -O2 -mattr=sse4.1 --verbose none \
7 ; RUN: | llvm-mc -triple=i686-none-nacl -x86-asm-syntax=intel -filetype=obj \ 7 ; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \
8 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - \ 8 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - \
9 ; RUN: | FileCheck --check-prefix=SSE41 %s 9 ; RUN: | FileCheck --check-prefix=SSE41 %s
10 ; RUN: %p2i -i %s --args --verbose none | FileCheck --check-prefix=ERRORS %s 10 ; RUN: %p2i -i %s --args --verbose none | FileCheck --check-prefix=ERRORS %s
11 11
12 define float @load_arg_plus_200000(float* %arg) { 12 define float @load_arg_plus_200000(float* %arg) {
13 entry: 13 entry:
14 %arg.int = ptrtoint float* %arg to i32 14 %arg.int = ptrtoint float* %arg to i32
15 %addr.int = add i32 %arg.int, 200000 15 %addr.int = add i32 %arg.int, 200000
16 %addr.ptr = inttoptr i32 %addr.int to float* 16 %addr.ptr = inttoptr i32 %addr.int to float*
17 %addr.load = load float* %addr.ptr, align 4 17 %addr.load = load float* %addr.ptr, align 4
(...skipping 129 matching lines...) Expand 10 before | Expand all | Expand 10 after
147 %addr1.ptr = inttoptr i32 %addr1.int to float* 147 %addr1.ptr = inttoptr i32 %addr1.int to float*
148 %addr1.load = load float* %addr1.ptr, align 4 148 %addr1.load = load float* %addr1.ptr, align 4
149 ret float %addr1.load 149 ret float %addr1.load
150 ; CHECK-LABEL: address_mode_opt_sub_min_int: 150 ; CHECK-LABEL: address_mode_opt_sub_min_int:
151 ; CHECK: movss xmm0, dword ptr [{{.*}} - 2147483648] 151 ; CHECK: movss xmm0, dword ptr [{{.*}} - 2147483648]
152 } 152 }
153 153
154 154
155 155
156 ; ERRORS-NOT: ICE translation error 156 ; ERRORS-NOT: ICE translation error
OLDNEW
« no previous file with comments | « tests_lit/llvm2ice_tests/8bit.pnacl.ll ('k') | tests_lit/llvm2ice_tests/align-spill-locations.ll » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698