Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(73)

Side by Side Diff: tests_lit/llvm2ice_tests/8bit.pnacl.ll

Issue 695993004: Subzero: Switch to AT&T asm syntax. I give up. (Closed) Base URL: https://chromium.googlesource.com/native_client/pnacl-subzero.git@master
Patch Set: Add opcode suffix to xchg. Use .L$ prefix for constant pool entries. Created 6 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
« no previous file with comments | « tests_lit/llvm2ice_tests/64bit.pnacl.ll ('k') | tests_lit/llvm2ice_tests/address-mode-opt.ll » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 ; This tries to be a comprehensive test of i8 operations. 1 ; This tries to be a comprehensive test of i8 operations.
2 2
3 ; RUN: %p2i -i %s --args -O2 --verbose none \ 3 ; RUN: %p2i -i %s --args -O2 --verbose none \
4 ; RUN: | llvm-mc -triple=i686-none-nacl -x86-asm-syntax=intel -filetype=obj \ 4 ; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \
5 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s 5 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s
6 ; RUN: %p2i -i %s --args -Om1 --verbose none \ 6 ; RUN: %p2i -i %s --args -Om1 --verbose none \
7 ; RUN: | llvm-mc -triple=i686-none-nacl -x86-asm-syntax=intel -filetype=obj \ 7 ; RUN: | llvm-mc -triple=i686-none-nacl -filetype=obj \
8 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s 8 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s
9 ; RUN: %p2i -i %s --args --verbose none | FileCheck --check-prefix=ERRORS %s 9 ; RUN: %p2i -i %s --args --verbose none | FileCheck --check-prefix=ERRORS %s
10 10
11 define internal i32 @add8Bit(i32 %a, i32 %b) { 11 define internal i32 @add8Bit(i32 %a, i32 %b) {
12 entry: 12 entry:
13 %a_8 = trunc i32 %a to i8 13 %a_8 = trunc i32 %a to i8
14 %b_8 = trunc i32 %b to i8 14 %b_8 = trunc i32 %b to i8
15 %add = add i8 %b_8, %a_8 15 %add = add i8 %b_8, %a_8
16 %ret = zext i8 %add to i32 16 %ret = zext i8 %add to i32
17 ret i32 %ret 17 ret i32 %ret
(...skipping 347 matching lines...) Expand 10 before | Expand all | Expand 10 after
365 entry: 365 entry:
366 %addr = inttoptr i32 %addr_arg to i8* 366 %addr = inttoptr i32 %addr_arg to i8*
367 store i8 123, i8* %addr, align 1 367 store i8 123, i8* %addr, align 1
368 ret void 368 ret void
369 } 369 }
370 ; CHECK-LABEL: store_i8_const 370 ; CHECK-LABEL: store_i8_const
371 ; CHECK: mov byte ptr {{.*}}, 123 371 ; CHECK: mov byte ptr {{.*}}, 123
372 372
373 ; ERRORS-NOT: ICE translation error 373 ; ERRORS-NOT: ICE translation error
374 ; DUMP-NOT: SZ 374 ; DUMP-NOT: SZ
OLDNEW
« no previous file with comments | « tests_lit/llvm2ice_tests/64bit.pnacl.ll ('k') | tests_lit/llvm2ice_tests/address-mode-opt.ll » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698