Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(217)

Side by Side Diff: src/mips/assembler-mips.cc

Issue 688693002: MIPS: Remove madd.d usage for r6. (Closed) Base URL: https://v8.googlecode.com/svn/branches/bleeding_edge
Patch Set: Created 6 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « no previous file | src/mips/lithium-mips.cc » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions are 5 // modification, are permitted provided that the following conditions are
6 // met: 6 // met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 2047 matching lines...) Expand 10 before | Expand all | Expand 10 after
2058 } 2058 }
2059 2059
2060 2060
2061 void Assembler::mul_d(FPURegister fd, FPURegister fs, FPURegister ft) { 2061 void Assembler::mul_d(FPURegister fd, FPURegister fs, FPURegister ft) {
2062 GenInstrRegister(COP1, D, ft, fs, fd, MUL_D); 2062 GenInstrRegister(COP1, D, ft, fs, fd, MUL_D);
2063 } 2063 }
2064 2064
2065 2065
2066 void Assembler::madd_d(FPURegister fd, FPURegister fr, FPURegister fs, 2066 void Assembler::madd_d(FPURegister fd, FPURegister fr, FPURegister fs,
2067 FPURegister ft) { 2067 FPURegister ft) {
2068 DCHECK(IsMipsArchVariant(kMips32r2));
2068 GenInstrRegister(COP1X, fr, ft, fs, fd, MADD_D); 2069 GenInstrRegister(COP1X, fr, ft, fs, fd, MADD_D);
2069 } 2070 }
2070 2071
2071 2072
2072 void Assembler::div_d(FPURegister fd, FPURegister fs, FPURegister ft) { 2073 void Assembler::div_d(FPURegister fd, FPURegister fs, FPURegister ft) {
2073 GenInstrRegister(COP1, D, ft, fs, fd, DIV_D); 2074 GenInstrRegister(COP1, D, ft, fs, fd, DIV_D);
2074 } 2075 }
2075 2076
2076 2077
2077 void Assembler::abs_d(FPURegister fd, FPURegister fs) { 2078 void Assembler::abs_d(FPURegister fd, FPURegister fs) {
(...skipping 661 matching lines...) Expand 10 before | Expand all | Expand 10 after
2739 void Assembler::PopulateConstantPool(ConstantPoolArray* constant_pool) { 2740 void Assembler::PopulateConstantPool(ConstantPoolArray* constant_pool) {
2740 // No out-of-line constant pool support. 2741 // No out-of-line constant pool support.
2741 DCHECK(!FLAG_enable_ool_constant_pool); 2742 DCHECK(!FLAG_enable_ool_constant_pool);
2742 return; 2743 return;
2743 } 2744 }
2744 2745
2745 2746
2746 } } // namespace v8::internal 2747 } } // namespace v8::internal
2747 2748
2748 #endif // V8_TARGET_ARCH_MIPS 2749 #endif // V8_TARGET_ARCH_MIPS
OLDNEW
« no previous file with comments | « no previous file | src/mips/lithium-mips.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698