| OLD | NEW |
| 1 /* | 1 /* |
| 2 * arch/arm/mach-tegra/board-seaboard.c | 2 * arch/arm/mach-tegra/board-seaboard.c |
| 3 * | 3 * |
| 4 * Copyright (c) 2010, NVIDIA Corporation. | 4 * Copyright (c) 2010, NVIDIA Corporation. |
| 5 * | 5 * |
| 6 * This program is free software; you can redistribute it and/or modify | 6 * This program is free software; you can redistribute it and/or modify |
| 7 * it under the terms of the GNU General Public License as published by | 7 * it under the terms of the GNU General Public License as published by |
| 8 * the Free Software Foundation; either version 2 of the License, or | 8 * the Free Software Foundation; either version 2 of the License, or |
| 9 * (at your option) any later version. | 9 * (at your option) any later version. |
| 10 * | 10 * |
| (...skipping 775 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 786 static void __init tegra_seaboard_init(void) | 786 static void __init tegra_seaboard_init(void) |
| 787 { | 787 { |
| 788 /* Seaboard uses UARTD for the debug port. */ | 788 /* Seaboard uses UARTD for the debug port. */ |
| 789 debug_uart_platform_data[0].membase = IO_ADDRESS(TEGRA_UARTD_BASE); | 789 debug_uart_platform_data[0].membase = IO_ADDRESS(TEGRA_UARTD_BASE); |
| 790 debug_uart_platform_data[0].mapbase = TEGRA_UARTD_BASE; | 790 debug_uart_platform_data[0].mapbase = TEGRA_UARTD_BASE; |
| 791 debug_uart_platform_data[0].irq = INT_UARTD; | 791 debug_uart_platform_data[0].irq = INT_UARTD; |
| 792 | 792 |
| 793 __tegra_seaboard_init(); | 793 __tegra_seaboard_init(); |
| 794 | 794 |
| 795 seaboard_i2c_init(); | 795 seaboard_i2c_init(); |
| 796 |
| 797 seaboard_sensors_init(); |
| 796 } | 798 } |
| 797 | 799 |
| 798 static void __init tegra_kaen_init(void) | 800 static void __init tegra_kaen_init(void) |
| 799 { | 801 { |
| 800 /* Kaen uses UARTB for the debug port. */ | 802 /* Kaen uses UARTB for the debug port. */ |
| 801 debug_uart_platform_data[0].membase = IO_ADDRESS(TEGRA_UARTB_BASE); | 803 debug_uart_platform_data[0].membase = IO_ADDRESS(TEGRA_UARTB_BASE); |
| 802 debug_uart_platform_data[0].mapbase = TEGRA_UARTB_BASE; | 804 debug_uart_platform_data[0].mapbase = TEGRA_UARTB_BASE; |
| 803 debug_uart_platform_data[0].irq = INT_UARTB; | 805 debug_uart_platform_data[0].irq = INT_UARTB; |
| 804 | 806 |
| 805 seaboard_kbc_platform_data.plain_keycode = cros_kbd_keycode; | 807 seaboard_kbc_platform_data.plain_keycode = cros_kbd_keycode; |
| 806 seaboard_kbc_platform_data.fn_keycode = cros_kbd_keycode; | 808 seaboard_kbc_platform_data.fn_keycode = cros_kbd_keycode; |
| 807 | 809 |
| 808 __tegra_seaboard_init(); | 810 __tegra_seaboard_init(); |
| 809 | 811 |
| 810 kaen_i2c_init(); | 812 kaen_i2c_init(); |
| 813 |
| 814 kaen_sensors_init(); |
| 811 } | 815 } |
| 812 | 816 |
| 813 static void __init tegra_aebl_init(void) | 817 static void __init tegra_aebl_init(void) |
| 814 { | 818 { |
| 815 /* Aebl uses UARTB for the debug port. */ | 819 /* Aebl uses UARTB for the debug port. */ |
| 816 debug_uart_platform_data[0].membase = IO_ADDRESS(TEGRA_UARTB_BASE); | 820 debug_uart_platform_data[0].membase = IO_ADDRESS(TEGRA_UARTB_BASE); |
| 817 debug_uart_platform_data[0].mapbase = TEGRA_UARTB_BASE; | 821 debug_uart_platform_data[0].mapbase = TEGRA_UARTB_BASE; |
| 818 debug_uart_platform_data[0].irq = INT_UARTB; | 822 debug_uart_platform_data[0].irq = INT_UARTB; |
| 819 | 823 |
| 820 seaboard_kbc_platform_data.plain_keycode = cros_kbd_keycode; | 824 seaboard_kbc_platform_data.plain_keycode = cros_kbd_keycode; |
| 821 seaboard_kbc_platform_data.fn_keycode = cros_kbd_keycode; | 825 seaboard_kbc_platform_data.fn_keycode = cros_kbd_keycode; |
| 822 | 826 |
| 823 __tegra_seaboard_init(); | 827 __tegra_seaboard_init(); |
| 824 | 828 |
| 825 aebl_i2c_init(); | 829 aebl_i2c_init(); |
| 830 |
| 831 aebl_sensors_init(); |
| 826 } | 832 } |
| 827 | 833 |
| 828 static void __init tegra_wario_init(void) | 834 static void __init tegra_wario_init(void) |
| 829 { | 835 { |
| 830 struct clk *c, *p; | 836 struct clk *c, *p; |
| 831 | 837 |
| 832 /* Wario uses UARTB for the debug port. */ | 838 /* Wario uses UARTB for the debug port. */ |
| 833 debug_uart_platform_data[0].membase = IO_ADDRESS(TEGRA_UARTB_BASE); | 839 debug_uart_platform_data[0].membase = IO_ADDRESS(TEGRA_UARTB_BASE); |
| 834 debug_uart_platform_data[0].mapbase = TEGRA_UARTB_BASE; | 840 debug_uart_platform_data[0].mapbase = TEGRA_UARTB_BASE; |
| 835 debug_uart_platform_data[0].irq = INT_UARTB; | 841 debug_uart_platform_data[0].irq = INT_UARTB; |
| (...skipping 40 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
| 876 .timer = &tegra_timer, | 882 .timer = &tegra_timer, |
| 877 MACHINE_END | 883 MACHINE_END |
| 878 | 884 |
| 879 MACHINE_START(WARIO, "wario") | 885 MACHINE_START(WARIO, "wario") |
| 880 .boot_params = 0x00000100, | 886 .boot_params = 0x00000100, |
| 881 .init_irq = tegra_init_irq, | 887 .init_irq = tegra_init_irq, |
| 882 .init_machine = tegra_wario_init, | 888 .init_machine = tegra_wario_init, |
| 883 .map_io = tegra_map_common_io, | 889 .map_io = tegra_map_common_io, |
| 884 .timer = &tegra_timer, | 890 .timer = &tegra_timer, |
| 885 MACHINE_END | 891 MACHINE_END |
| OLD | NEW |