OLD | NEW |
(Empty) | |
| 1 // ------------------------------------------------------------------ |
| 2 // Copyright (c) 2004-2007 Atheros Corporation. All rights reserved. |
| 3 // |
| 4 // This program is free software; you can redistribute it and/or modify |
| 5 // it under the terms of the GNU General Public License version 2 as |
| 6 // published by the Free Software Foundation; |
| 7 // |
| 8 // Software distributed under the License is distributed on an "AS |
| 9 // IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or |
| 10 // implied. See the License for the specific language governing |
| 11 // rights and limitations under the License. |
| 12 // |
| 13 // |
| 14 // ------------------------------------------------------------------ |
| 15 //=================================================================== |
| 16 // Author(s): ="Atheros" |
| 17 //=================================================================== |
| 18 |
| 19 |
| 20 #ifndef _UMBOX_WLAN_REG_REG_H_ |
| 21 #define _UMBOX_WLAN_REG_REG_H_ |
| 22 |
| 23 #define UMBOX_FIFO_ADDRESS 0x00000000 |
| 24 #define UMBOX_FIFO_OFFSET 0x00000000 |
| 25 #define UMBOX_FIFO_DATA_MSB 8 |
| 26 #define UMBOX_FIFO_DATA_LSB 0 |
| 27 #define UMBOX_FIFO_DATA_MASK 0x000001ff |
| 28 #define UMBOX_FIFO_DATA_GET(x) (((x) & UMBOX_FIFO_DATA_MASK) >
> UMBOX_FIFO_DATA_LSB) |
| 29 #define UMBOX_FIFO_DATA_SET(x) (((x) << UMBOX_FIFO_DATA_LSB) &
UMBOX_FIFO_DATA_MASK) |
| 30 |
| 31 #define UMBOX_FIFO_STATUS_ADDRESS 0x00000008 |
| 32 #define UMBOX_FIFO_STATUS_OFFSET 0x00000008 |
| 33 #define UMBOX_FIFO_STATUS_TX_EMPTY_MSB 3 |
| 34 #define UMBOX_FIFO_STATUS_TX_EMPTY_LSB 3 |
| 35 #define UMBOX_FIFO_STATUS_TX_EMPTY_MASK 0x00000008 |
| 36 #define UMBOX_FIFO_STATUS_TX_EMPTY_GET(x) (((x) & UMBOX_FIFO_STATUS_TX_EM
PTY_MASK) >> UMBOX_FIFO_STATUS_TX_EMPTY_LSB) |
| 37 #define UMBOX_FIFO_STATUS_TX_EMPTY_SET(x) (((x) << UMBOX_FIFO_STATUS_TX_E
MPTY_LSB) & UMBOX_FIFO_STATUS_TX_EMPTY_MASK) |
| 38 #define UMBOX_FIFO_STATUS_TX_FULL_MSB 2 |
| 39 #define UMBOX_FIFO_STATUS_TX_FULL_LSB 2 |
| 40 #define UMBOX_FIFO_STATUS_TX_FULL_MASK 0x00000004 |
| 41 #define UMBOX_FIFO_STATUS_TX_FULL_GET(x) (((x) & UMBOX_FIFO_STATUS_TX_FU
LL_MASK) >> UMBOX_FIFO_STATUS_TX_FULL_LSB) |
| 42 #define UMBOX_FIFO_STATUS_TX_FULL_SET(x) (((x) << UMBOX_FIFO_STATUS_TX_F
ULL_LSB) & UMBOX_FIFO_STATUS_TX_FULL_MASK) |
| 43 #define UMBOX_FIFO_STATUS_RX_EMPTY_MSB 1 |
| 44 #define UMBOX_FIFO_STATUS_RX_EMPTY_LSB 1 |
| 45 #define UMBOX_FIFO_STATUS_RX_EMPTY_MASK 0x00000002 |
| 46 #define UMBOX_FIFO_STATUS_RX_EMPTY_GET(x) (((x) & UMBOX_FIFO_STATUS_RX_EM
PTY_MASK) >> UMBOX_FIFO_STATUS_RX_EMPTY_LSB) |
| 47 #define UMBOX_FIFO_STATUS_RX_EMPTY_SET(x) (((x) << UMBOX_FIFO_STATUS_RX_E
MPTY_LSB) & UMBOX_FIFO_STATUS_RX_EMPTY_MASK) |
| 48 #define UMBOX_FIFO_STATUS_RX_FULL_MSB 0 |
| 49 #define UMBOX_FIFO_STATUS_RX_FULL_LSB 0 |
| 50 #define UMBOX_FIFO_STATUS_RX_FULL_MASK 0x00000001 |
| 51 #define UMBOX_FIFO_STATUS_RX_FULL_GET(x) (((x) & UMBOX_FIFO_STATUS_RX_FU
LL_MASK) >> UMBOX_FIFO_STATUS_RX_FULL_LSB) |
| 52 #define UMBOX_FIFO_STATUS_RX_FULL_SET(x) (((x) << UMBOX_FIFO_STATUS_RX_F
ULL_LSB) & UMBOX_FIFO_STATUS_RX_FULL_MASK) |
| 53 |
| 54 #define UMBOX_DMA_POLICY_ADDRESS 0x0000000c |
| 55 #define UMBOX_DMA_POLICY_OFFSET 0x0000000c |
| 56 #define UMBOX_DMA_POLICY_TX_QUANTUM_MSB 3 |
| 57 #define UMBOX_DMA_POLICY_TX_QUANTUM_LSB 3 |
| 58 #define UMBOX_DMA_POLICY_TX_QUANTUM_MASK 0x00000008 |
| 59 #define UMBOX_DMA_POLICY_TX_QUANTUM_GET(x) (((x) & UMBOX_DMA_POLICY_TX_QUA
NTUM_MASK) >> UMBOX_DMA_POLICY_TX_QUANTUM_LSB) |
| 60 #define UMBOX_DMA_POLICY_TX_QUANTUM_SET(x) (((x) << UMBOX_DMA_POLICY_TX_QU
ANTUM_LSB) & UMBOX_DMA_POLICY_TX_QUANTUM_MASK) |
| 61 #define UMBOX_DMA_POLICY_TX_ORDER_MSB 2 |
| 62 #define UMBOX_DMA_POLICY_TX_ORDER_LSB 2 |
| 63 #define UMBOX_DMA_POLICY_TX_ORDER_MASK 0x00000004 |
| 64 #define UMBOX_DMA_POLICY_TX_ORDER_GET(x) (((x) & UMBOX_DMA_POLICY_TX_ORD
ER_MASK) >> UMBOX_DMA_POLICY_TX_ORDER_LSB) |
| 65 #define UMBOX_DMA_POLICY_TX_ORDER_SET(x) (((x) << UMBOX_DMA_POLICY_TX_OR
DER_LSB) & UMBOX_DMA_POLICY_TX_ORDER_MASK) |
| 66 #define UMBOX_DMA_POLICY_RX_QUANTUM_MSB 1 |
| 67 #define UMBOX_DMA_POLICY_RX_QUANTUM_LSB 1 |
| 68 #define UMBOX_DMA_POLICY_RX_QUANTUM_MASK 0x00000002 |
| 69 #define UMBOX_DMA_POLICY_RX_QUANTUM_GET(x) (((x) & UMBOX_DMA_POLICY_RX_QUA
NTUM_MASK) >> UMBOX_DMA_POLICY_RX_QUANTUM_LSB) |
| 70 #define UMBOX_DMA_POLICY_RX_QUANTUM_SET(x) (((x) << UMBOX_DMA_POLICY_RX_QU
ANTUM_LSB) & UMBOX_DMA_POLICY_RX_QUANTUM_MASK) |
| 71 #define UMBOX_DMA_POLICY_RX_ORDER_MSB 0 |
| 72 #define UMBOX_DMA_POLICY_RX_ORDER_LSB 0 |
| 73 #define UMBOX_DMA_POLICY_RX_ORDER_MASK 0x00000001 |
| 74 #define UMBOX_DMA_POLICY_RX_ORDER_GET(x) (((x) & UMBOX_DMA_POLICY_RX_ORD
ER_MASK) >> UMBOX_DMA_POLICY_RX_ORDER_LSB) |
| 75 #define UMBOX_DMA_POLICY_RX_ORDER_SET(x) (((x) << UMBOX_DMA_POLICY_RX_OR
DER_LSB) & UMBOX_DMA_POLICY_RX_ORDER_MASK) |
| 76 |
| 77 #define UMBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS 0x00000010 |
| 78 #define UMBOX0_DMA_RX_DESCRIPTOR_BASE_OFFSET 0x00000010 |
| 79 #define UMBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MSB 27 |
| 80 #define UMBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_LSB 2 |
| 81 #define UMBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MASK 0x0ffffffc |
| 82 #define UMBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_GET(x) (((x) & UMBOX0_DMA_RX_DESCR
IPTOR_BASE_ADDRESS_MASK) >> UMBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_LSB) |
| 83 #define UMBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_SET(x) (((x) << UMBOX0_DMA_RX_DESC
RIPTOR_BASE_ADDRESS_LSB) & UMBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MASK) |
| 84 |
| 85 #define UMBOX0_DMA_RX_CONTROL_ADDRESS 0x00000014 |
| 86 #define UMBOX0_DMA_RX_CONTROL_OFFSET 0x00000014 |
| 87 #define UMBOX0_DMA_RX_CONTROL_RESUME_MSB 2 |
| 88 #define UMBOX0_DMA_RX_CONTROL_RESUME_LSB 2 |
| 89 #define UMBOX0_DMA_RX_CONTROL_RESUME_MASK 0x00000004 |
| 90 #define UMBOX0_DMA_RX_CONTROL_RESUME_GET(x) (((x) & UMBOX0_DMA_RX_CONTROL_R
ESUME_MASK) >> UMBOX0_DMA_RX_CONTROL_RESUME_LSB) |
| 91 #define UMBOX0_DMA_RX_CONTROL_RESUME_SET(x) (((x) << UMBOX0_DMA_RX_CONTROL_
RESUME_LSB) & UMBOX0_DMA_RX_CONTROL_RESUME_MASK) |
| 92 #define UMBOX0_DMA_RX_CONTROL_START_MSB 1 |
| 93 #define UMBOX0_DMA_RX_CONTROL_START_LSB 1 |
| 94 #define UMBOX0_DMA_RX_CONTROL_START_MASK 0x00000002 |
| 95 #define UMBOX0_DMA_RX_CONTROL_START_GET(x) (((x) & UMBOX0_DMA_RX_CONTROL_S
TART_MASK) >> UMBOX0_DMA_RX_CONTROL_START_LSB) |
| 96 #define UMBOX0_DMA_RX_CONTROL_START_SET(x) (((x) << UMBOX0_DMA_RX_CONTROL_
START_LSB) & UMBOX0_DMA_RX_CONTROL_START_MASK) |
| 97 #define UMBOX0_DMA_RX_CONTROL_STOP_MSB 0 |
| 98 #define UMBOX0_DMA_RX_CONTROL_STOP_LSB 0 |
| 99 #define UMBOX0_DMA_RX_CONTROL_STOP_MASK 0x00000001 |
| 100 #define UMBOX0_DMA_RX_CONTROL_STOP_GET(x) (((x) & UMBOX0_DMA_RX_CONTROL_S
TOP_MASK) >> UMBOX0_DMA_RX_CONTROL_STOP_LSB) |
| 101 #define UMBOX0_DMA_RX_CONTROL_STOP_SET(x) (((x) << UMBOX0_DMA_RX_CONTROL_
STOP_LSB) & UMBOX0_DMA_RX_CONTROL_STOP_MASK) |
| 102 |
| 103 #define UMBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS 0x00000018 |
| 104 #define UMBOX0_DMA_TX_DESCRIPTOR_BASE_OFFSET 0x00000018 |
| 105 #define UMBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MSB 27 |
| 106 #define UMBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_LSB 2 |
| 107 #define UMBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MASK 0x0ffffffc |
| 108 #define UMBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_GET(x) (((x) & UMBOX0_DMA_TX_DESCR
IPTOR_BASE_ADDRESS_MASK) >> UMBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_LSB) |
| 109 #define UMBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_SET(x) (((x) << UMBOX0_DMA_TX_DESC
RIPTOR_BASE_ADDRESS_LSB) & UMBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MASK) |
| 110 |
| 111 #define UMBOX0_DMA_TX_CONTROL_ADDRESS 0x0000001c |
| 112 #define UMBOX0_DMA_TX_CONTROL_OFFSET 0x0000001c |
| 113 #define UMBOX0_DMA_TX_CONTROL_RESUME_MSB 2 |
| 114 #define UMBOX0_DMA_TX_CONTROL_RESUME_LSB 2 |
| 115 #define UMBOX0_DMA_TX_CONTROL_RESUME_MASK 0x00000004 |
| 116 #define UMBOX0_DMA_TX_CONTROL_RESUME_GET(x) (((x) & UMBOX0_DMA_TX_CONTROL_R
ESUME_MASK) >> UMBOX0_DMA_TX_CONTROL_RESUME_LSB) |
| 117 #define UMBOX0_DMA_TX_CONTROL_RESUME_SET(x) (((x) << UMBOX0_DMA_TX_CONTROL_
RESUME_LSB) & UMBOX0_DMA_TX_CONTROL_RESUME_MASK) |
| 118 #define UMBOX0_DMA_TX_CONTROL_START_MSB 1 |
| 119 #define UMBOX0_DMA_TX_CONTROL_START_LSB 1 |
| 120 #define UMBOX0_DMA_TX_CONTROL_START_MASK 0x00000002 |
| 121 #define UMBOX0_DMA_TX_CONTROL_START_GET(x) (((x) & UMBOX0_DMA_TX_CONTROL_S
TART_MASK) >> UMBOX0_DMA_TX_CONTROL_START_LSB) |
| 122 #define UMBOX0_DMA_TX_CONTROL_START_SET(x) (((x) << UMBOX0_DMA_TX_CONTROL_
START_LSB) & UMBOX0_DMA_TX_CONTROL_START_MASK) |
| 123 #define UMBOX0_DMA_TX_CONTROL_STOP_MSB 0 |
| 124 #define UMBOX0_DMA_TX_CONTROL_STOP_LSB 0 |
| 125 #define UMBOX0_DMA_TX_CONTROL_STOP_MASK 0x00000001 |
| 126 #define UMBOX0_DMA_TX_CONTROL_STOP_GET(x) (((x) & UMBOX0_DMA_TX_CONTROL_S
TOP_MASK) >> UMBOX0_DMA_TX_CONTROL_STOP_LSB) |
| 127 #define UMBOX0_DMA_TX_CONTROL_STOP_SET(x) (((x) << UMBOX0_DMA_TX_CONTROL_
STOP_LSB) & UMBOX0_DMA_TX_CONTROL_STOP_MASK) |
| 128 |
| 129 #define UMBOX_FIFO_TIMEOUT_ADDRESS 0x00000020 |
| 130 #define UMBOX_FIFO_TIMEOUT_OFFSET 0x00000020 |
| 131 #define UMBOX_FIFO_TIMEOUT_ENABLE_SET_MSB 8 |
| 132 #define UMBOX_FIFO_TIMEOUT_ENABLE_SET_LSB 8 |
| 133 #define UMBOX_FIFO_TIMEOUT_ENABLE_SET_MASK 0x00000100 |
| 134 #define UMBOX_FIFO_TIMEOUT_ENABLE_SET_GET(x) (((x) & UMBOX_FIFO_TIMEOUT_ENAB
LE_SET_MASK) >> UMBOX_FIFO_TIMEOUT_ENABLE_SET_LSB) |
| 135 #define UMBOX_FIFO_TIMEOUT_ENABLE_SET_SET(x) (((x) << UMBOX_FIFO_TIMEOUT_ENA
BLE_SET_LSB) & UMBOX_FIFO_TIMEOUT_ENABLE_SET_MASK) |
| 136 #define UMBOX_FIFO_TIMEOUT_VALUE_MSB 7 |
| 137 #define UMBOX_FIFO_TIMEOUT_VALUE_LSB 0 |
| 138 #define UMBOX_FIFO_TIMEOUT_VALUE_MASK 0x000000ff |
| 139 #define UMBOX_FIFO_TIMEOUT_VALUE_GET(x) (((x) & UMBOX_FIFO_TIMEOUT_VALU
E_MASK) >> UMBOX_FIFO_TIMEOUT_VALUE_LSB) |
| 140 #define UMBOX_FIFO_TIMEOUT_VALUE_SET(x) (((x) << UMBOX_FIFO_TIMEOUT_VAL
UE_LSB) & UMBOX_FIFO_TIMEOUT_VALUE_MASK) |
| 141 |
| 142 #define UMBOX_INT_STATUS_ADDRESS 0x00000024 |
| 143 #define UMBOX_INT_STATUS_OFFSET 0x00000024 |
| 144 #define UMBOX_INT_STATUS_HCI_FRAMER_UNDERFLOW_MSB 9 |
| 145 #define UMBOX_INT_STATUS_HCI_FRAMER_UNDERFLOW_LSB 9 |
| 146 #define UMBOX_INT_STATUS_HCI_FRAMER_UNDERFLOW_MASK 0x00000200 |
| 147 #define UMBOX_INT_STATUS_HCI_FRAMER_UNDERFLOW_GET(x) (((x) & UMBOX_INT_STATUS_HC
I_FRAMER_UNDERFLOW_MASK) >> UMBOX_INT_STATUS_HCI_FRAMER_UNDERFLOW_LSB) |
| 148 #define UMBOX_INT_STATUS_HCI_FRAMER_UNDERFLOW_SET(x) (((x) << UMBOX_INT_STATUS_H
CI_FRAMER_UNDERFLOW_LSB) & UMBOX_INT_STATUS_HCI_FRAMER_UNDERFLOW_MASK) |
| 149 #define UMBOX_INT_STATUS_HCI_FRAMER_OVERFLOW_MSB 8 |
| 150 #define UMBOX_INT_STATUS_HCI_FRAMER_OVERFLOW_LSB 8 |
| 151 #define UMBOX_INT_STATUS_HCI_FRAMER_OVERFLOW_MASK 0x00000100 |
| 152 #define UMBOX_INT_STATUS_HCI_FRAMER_OVERFLOW_GET(x) (((x) & UMBOX_INT_STATUS_HCI
_FRAMER_OVERFLOW_MASK) >> UMBOX_INT_STATUS_HCI_FRAMER_OVERFLOW_LSB) |
| 153 #define UMBOX_INT_STATUS_HCI_FRAMER_OVERFLOW_SET(x) (((x) << UMBOX_INT_STATUS_HC
I_FRAMER_OVERFLOW_LSB) & UMBOX_INT_STATUS_HCI_FRAMER_OVERFLOW_MASK) |
| 154 #define UMBOX_INT_STATUS_RX_DMA_COMPLETE_MSB 7 |
| 155 #define UMBOX_INT_STATUS_RX_DMA_COMPLETE_LSB 7 |
| 156 #define UMBOX_INT_STATUS_RX_DMA_COMPLETE_MASK 0x00000080 |
| 157 #define UMBOX_INT_STATUS_RX_DMA_COMPLETE_GET(x) (((x) & UMBOX_INT_STATUS_RX_DMA
_COMPLETE_MASK) >> UMBOX_INT_STATUS_RX_DMA_COMPLETE_LSB) |
| 158 #define UMBOX_INT_STATUS_RX_DMA_COMPLETE_SET(x) (((x) << UMBOX_INT_STATUS_RX_DM
A_COMPLETE_LSB) & UMBOX_INT_STATUS_RX_DMA_COMPLETE_MASK) |
| 159 #define UMBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_MSB 6 |
| 160 #define UMBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_LSB 6 |
| 161 #define UMBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_MASK 0x00000040 |
| 162 #define UMBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_GET(x) (((x) & UMBOX_INT_STATUS_TX_
DMA_EOM_COMPLETE_MASK) >> UMBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_LSB) |
| 163 #define UMBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_SET(x) (((x) << UMBOX_INT_STATUS_TX
_DMA_EOM_COMPLETE_LSB) & UMBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_MASK) |
| 164 #define UMBOX_INT_STATUS_TX_DMA_COMPLETE_MSB 5 |
| 165 #define UMBOX_INT_STATUS_TX_DMA_COMPLETE_LSB 5 |
| 166 #define UMBOX_INT_STATUS_TX_DMA_COMPLETE_MASK 0x00000020 |
| 167 #define UMBOX_INT_STATUS_TX_DMA_COMPLETE_GET(x) (((x) & UMBOX_INT_STATUS_TX_DMA
_COMPLETE_MASK) >> UMBOX_INT_STATUS_TX_DMA_COMPLETE_LSB) |
| 168 #define UMBOX_INT_STATUS_TX_DMA_COMPLETE_SET(x) (((x) << UMBOX_INT_STATUS_TX_DM
A_COMPLETE_LSB) & UMBOX_INT_STATUS_TX_DMA_COMPLETE_MASK) |
| 169 #define UMBOX_INT_STATUS_HCI_SYNC_ERROR_MSB 4 |
| 170 #define UMBOX_INT_STATUS_HCI_SYNC_ERROR_LSB 4 |
| 171 #define UMBOX_INT_STATUS_HCI_SYNC_ERROR_MASK 0x00000010 |
| 172 #define UMBOX_INT_STATUS_HCI_SYNC_ERROR_GET(x) (((x) & UMBOX_INT_STATUS_HCI_SY
NC_ERROR_MASK) >> UMBOX_INT_STATUS_HCI_SYNC_ERROR_LSB) |
| 173 #define UMBOX_INT_STATUS_HCI_SYNC_ERROR_SET(x) (((x) << UMBOX_INT_STATUS_HCI_S
YNC_ERROR_LSB) & UMBOX_INT_STATUS_HCI_SYNC_ERROR_MASK) |
| 174 #define UMBOX_INT_STATUS_TX_OVERFLOW_MSB 3 |
| 175 #define UMBOX_INT_STATUS_TX_OVERFLOW_LSB 3 |
| 176 #define UMBOX_INT_STATUS_TX_OVERFLOW_MASK 0x00000008 |
| 177 #define UMBOX_INT_STATUS_TX_OVERFLOW_GET(x) (((x) & UMBOX_INT_STATUS_TX_OVE
RFLOW_MASK) >> UMBOX_INT_STATUS_TX_OVERFLOW_LSB) |
| 178 #define UMBOX_INT_STATUS_TX_OVERFLOW_SET(x) (((x) << UMBOX_INT_STATUS_TX_OV
ERFLOW_LSB) & UMBOX_INT_STATUS_TX_OVERFLOW_MASK) |
| 179 #define UMBOX_INT_STATUS_RX_UNDERFLOW_MSB 2 |
| 180 #define UMBOX_INT_STATUS_RX_UNDERFLOW_LSB 2 |
| 181 #define UMBOX_INT_STATUS_RX_UNDERFLOW_MASK 0x00000004 |
| 182 #define UMBOX_INT_STATUS_RX_UNDERFLOW_GET(x) (((x) & UMBOX_INT_STATUS_RX_UND
ERFLOW_MASK) >> UMBOX_INT_STATUS_RX_UNDERFLOW_LSB) |
| 183 #define UMBOX_INT_STATUS_RX_UNDERFLOW_SET(x) (((x) << UMBOX_INT_STATUS_RX_UN
DERFLOW_LSB) & UMBOX_INT_STATUS_RX_UNDERFLOW_MASK) |
| 184 #define UMBOX_INT_STATUS_TX_NOT_EMPTY_MSB 1 |
| 185 #define UMBOX_INT_STATUS_TX_NOT_EMPTY_LSB 1 |
| 186 #define UMBOX_INT_STATUS_TX_NOT_EMPTY_MASK 0x00000002 |
| 187 #define UMBOX_INT_STATUS_TX_NOT_EMPTY_GET(x) (((x) & UMBOX_INT_STATUS_TX_NOT
_EMPTY_MASK) >> UMBOX_INT_STATUS_TX_NOT_EMPTY_LSB) |
| 188 #define UMBOX_INT_STATUS_TX_NOT_EMPTY_SET(x) (((x) << UMBOX_INT_STATUS_TX_NO
T_EMPTY_LSB) & UMBOX_INT_STATUS_TX_NOT_EMPTY_MASK) |
| 189 #define UMBOX_INT_STATUS_RX_NOT_FULL_MSB 0 |
| 190 #define UMBOX_INT_STATUS_RX_NOT_FULL_LSB 0 |
| 191 #define UMBOX_INT_STATUS_RX_NOT_FULL_MASK 0x00000001 |
| 192 #define UMBOX_INT_STATUS_RX_NOT_FULL_GET(x) (((x) & UMBOX_INT_STATUS_RX_NOT
_FULL_MASK) >> UMBOX_INT_STATUS_RX_NOT_FULL_LSB) |
| 193 #define UMBOX_INT_STATUS_RX_NOT_FULL_SET(x) (((x) << UMBOX_INT_STATUS_RX_NO
T_FULL_LSB) & UMBOX_INT_STATUS_RX_NOT_FULL_MASK) |
| 194 |
| 195 #define UMBOX_INT_ENABLE_ADDRESS 0x00000028 |
| 196 #define UMBOX_INT_ENABLE_OFFSET 0x00000028 |
| 197 #define UMBOX_INT_ENABLE_HCI_FRAMER_UNDERFLOW_MSB 9 |
| 198 #define UMBOX_INT_ENABLE_HCI_FRAMER_UNDERFLOW_LSB 9 |
| 199 #define UMBOX_INT_ENABLE_HCI_FRAMER_UNDERFLOW_MASK 0x00000200 |
| 200 #define UMBOX_INT_ENABLE_HCI_FRAMER_UNDERFLOW_GET(x) (((x) & UMBOX_INT_ENABLE_HC
I_FRAMER_UNDERFLOW_MASK) >> UMBOX_INT_ENABLE_HCI_FRAMER_UNDERFLOW_LSB) |
| 201 #define UMBOX_INT_ENABLE_HCI_FRAMER_UNDERFLOW_SET(x) (((x) << UMBOX_INT_ENABLE_H
CI_FRAMER_UNDERFLOW_LSB) & UMBOX_INT_ENABLE_HCI_FRAMER_UNDERFLOW_MASK) |
| 202 #define UMBOX_INT_ENABLE_HCI_FRAMER_OVERFLOW_MSB 8 |
| 203 #define UMBOX_INT_ENABLE_HCI_FRAMER_OVERFLOW_LSB 8 |
| 204 #define UMBOX_INT_ENABLE_HCI_FRAMER_OVERFLOW_MASK 0x00000100 |
| 205 #define UMBOX_INT_ENABLE_HCI_FRAMER_OVERFLOW_GET(x) (((x) & UMBOX_INT_ENABLE_HCI
_FRAMER_OVERFLOW_MASK) >> UMBOX_INT_ENABLE_HCI_FRAMER_OVERFLOW_LSB) |
| 206 #define UMBOX_INT_ENABLE_HCI_FRAMER_OVERFLOW_SET(x) (((x) << UMBOX_INT_ENABLE_HC
I_FRAMER_OVERFLOW_LSB) & UMBOX_INT_ENABLE_HCI_FRAMER_OVERFLOW_MASK) |
| 207 #define UMBOX_INT_ENABLE_RX_DMA_COMPLETE_MSB 7 |
| 208 #define UMBOX_INT_ENABLE_RX_DMA_COMPLETE_LSB 7 |
| 209 #define UMBOX_INT_ENABLE_RX_DMA_COMPLETE_MASK 0x00000080 |
| 210 #define UMBOX_INT_ENABLE_RX_DMA_COMPLETE_GET(x) (((x) & UMBOX_INT_ENABLE_RX_DMA
_COMPLETE_MASK) >> UMBOX_INT_ENABLE_RX_DMA_COMPLETE_LSB) |
| 211 #define UMBOX_INT_ENABLE_RX_DMA_COMPLETE_SET(x) (((x) << UMBOX_INT_ENABLE_RX_DM
A_COMPLETE_LSB) & UMBOX_INT_ENABLE_RX_DMA_COMPLETE_MASK) |
| 212 #define UMBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_MSB 6 |
| 213 #define UMBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_LSB 6 |
| 214 #define UMBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_MASK 0x00000040 |
| 215 #define UMBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_GET(x) (((x) & UMBOX_INT_ENABLE_TX_
DMA_EOM_COMPLETE_MASK) >> UMBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_LSB) |
| 216 #define UMBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_SET(x) (((x) << UMBOX_INT_ENABLE_TX
_DMA_EOM_COMPLETE_LSB) & UMBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_MASK) |
| 217 #define UMBOX_INT_ENABLE_TX_DMA_COMPLETE_MSB 5 |
| 218 #define UMBOX_INT_ENABLE_TX_DMA_COMPLETE_LSB 5 |
| 219 #define UMBOX_INT_ENABLE_TX_DMA_COMPLETE_MASK 0x00000020 |
| 220 #define UMBOX_INT_ENABLE_TX_DMA_COMPLETE_GET(x) (((x) & UMBOX_INT_ENABLE_TX_DMA
_COMPLETE_MASK) >> UMBOX_INT_ENABLE_TX_DMA_COMPLETE_LSB) |
| 221 #define UMBOX_INT_ENABLE_TX_DMA_COMPLETE_SET(x) (((x) << UMBOX_INT_ENABLE_TX_DM
A_COMPLETE_LSB) & UMBOX_INT_ENABLE_TX_DMA_COMPLETE_MASK) |
| 222 #define UMBOX_INT_ENABLE_HCI_SYNC_ERROR_MSB 4 |
| 223 #define UMBOX_INT_ENABLE_HCI_SYNC_ERROR_LSB 4 |
| 224 #define UMBOX_INT_ENABLE_HCI_SYNC_ERROR_MASK 0x00000010 |
| 225 #define UMBOX_INT_ENABLE_HCI_SYNC_ERROR_GET(x) (((x) & UMBOX_INT_ENABLE_HCI_SY
NC_ERROR_MASK) >> UMBOX_INT_ENABLE_HCI_SYNC_ERROR_LSB) |
| 226 #define UMBOX_INT_ENABLE_HCI_SYNC_ERROR_SET(x) (((x) << UMBOX_INT_ENABLE_HCI_S
YNC_ERROR_LSB) & UMBOX_INT_ENABLE_HCI_SYNC_ERROR_MASK) |
| 227 #define UMBOX_INT_ENABLE_TX_OVERFLOW_MSB 3 |
| 228 #define UMBOX_INT_ENABLE_TX_OVERFLOW_LSB 3 |
| 229 #define UMBOX_INT_ENABLE_TX_OVERFLOW_MASK 0x00000008 |
| 230 #define UMBOX_INT_ENABLE_TX_OVERFLOW_GET(x) (((x) & UMBOX_INT_ENABLE_TX_OVE
RFLOW_MASK) >> UMBOX_INT_ENABLE_TX_OVERFLOW_LSB) |
| 231 #define UMBOX_INT_ENABLE_TX_OVERFLOW_SET(x) (((x) << UMBOX_INT_ENABLE_TX_OV
ERFLOW_LSB) & UMBOX_INT_ENABLE_TX_OVERFLOW_MASK) |
| 232 #define UMBOX_INT_ENABLE_RX_UNDERFLOW_MSB 2 |
| 233 #define UMBOX_INT_ENABLE_RX_UNDERFLOW_LSB 2 |
| 234 #define UMBOX_INT_ENABLE_RX_UNDERFLOW_MASK 0x00000004 |
| 235 #define UMBOX_INT_ENABLE_RX_UNDERFLOW_GET(x) (((x) & UMBOX_INT_ENABLE_RX_UND
ERFLOW_MASK) >> UMBOX_INT_ENABLE_RX_UNDERFLOW_LSB) |
| 236 #define UMBOX_INT_ENABLE_RX_UNDERFLOW_SET(x) (((x) << UMBOX_INT_ENABLE_RX_UN
DERFLOW_LSB) & UMBOX_INT_ENABLE_RX_UNDERFLOW_MASK) |
| 237 #define UMBOX_INT_ENABLE_TX_NOT_EMPTY_MSB 1 |
| 238 #define UMBOX_INT_ENABLE_TX_NOT_EMPTY_LSB 1 |
| 239 #define UMBOX_INT_ENABLE_TX_NOT_EMPTY_MASK 0x00000002 |
| 240 #define UMBOX_INT_ENABLE_TX_NOT_EMPTY_GET(x) (((x) & UMBOX_INT_ENABLE_TX_NOT
_EMPTY_MASK) >> UMBOX_INT_ENABLE_TX_NOT_EMPTY_LSB) |
| 241 #define UMBOX_INT_ENABLE_TX_NOT_EMPTY_SET(x) (((x) << UMBOX_INT_ENABLE_TX_NO
T_EMPTY_LSB) & UMBOX_INT_ENABLE_TX_NOT_EMPTY_MASK) |
| 242 #define UMBOX_INT_ENABLE_RX_NOT_FULL_MSB 0 |
| 243 #define UMBOX_INT_ENABLE_RX_NOT_FULL_LSB 0 |
| 244 #define UMBOX_INT_ENABLE_RX_NOT_FULL_MASK 0x00000001 |
| 245 #define UMBOX_INT_ENABLE_RX_NOT_FULL_GET(x) (((x) & UMBOX_INT_ENABLE_RX_NOT
_FULL_MASK) >> UMBOX_INT_ENABLE_RX_NOT_FULL_LSB) |
| 246 #define UMBOX_INT_ENABLE_RX_NOT_FULL_SET(x) (((x) << UMBOX_INT_ENABLE_RX_NO
T_FULL_LSB) & UMBOX_INT_ENABLE_RX_NOT_FULL_MASK) |
| 247 |
| 248 #define UMBOX_DEBUG_ADDRESS 0x0000002c |
| 249 #define UMBOX_DEBUG_OFFSET 0x0000002c |
| 250 #define UMBOX_DEBUG_SEL_MSB 2 |
| 251 #define UMBOX_DEBUG_SEL_LSB 0 |
| 252 #define UMBOX_DEBUG_SEL_MASK 0x00000007 |
| 253 #define UMBOX_DEBUG_SEL_GET(x) (((x) & UMBOX_DEBUG_SEL_MASK) >
> UMBOX_DEBUG_SEL_LSB) |
| 254 #define UMBOX_DEBUG_SEL_SET(x) (((x) << UMBOX_DEBUG_SEL_LSB) &
UMBOX_DEBUG_SEL_MASK) |
| 255 |
| 256 #define UMBOX_FIFO_RESET_ADDRESS 0x00000030 |
| 257 #define UMBOX_FIFO_RESET_OFFSET 0x00000030 |
| 258 #define UMBOX_FIFO_RESET_INIT_MSB 0 |
| 259 #define UMBOX_FIFO_RESET_INIT_LSB 0 |
| 260 #define UMBOX_FIFO_RESET_INIT_MASK 0x00000001 |
| 261 #define UMBOX_FIFO_RESET_INIT_GET(x) (((x) & UMBOX_FIFO_RESET_INIT_M
ASK) >> UMBOX_FIFO_RESET_INIT_LSB) |
| 262 #define UMBOX_FIFO_RESET_INIT_SET(x) (((x) << UMBOX_FIFO_RESET_INIT_
LSB) & UMBOX_FIFO_RESET_INIT_MASK) |
| 263 |
| 264 #define UMBOX_HCI_FRAMER_ADDRESS 0x00000034 |
| 265 #define UMBOX_HCI_FRAMER_OFFSET 0x00000034 |
| 266 #define UMBOX_HCI_FRAMER_CRC_OVERRIDE_MSB 6 |
| 267 #define UMBOX_HCI_FRAMER_CRC_OVERRIDE_LSB 6 |
| 268 #define UMBOX_HCI_FRAMER_CRC_OVERRIDE_MASK 0x00000040 |
| 269 #define UMBOX_HCI_FRAMER_CRC_OVERRIDE_GET(x) (((x) & UMBOX_HCI_FRAMER_CRC_OV
ERRIDE_MASK) >> UMBOX_HCI_FRAMER_CRC_OVERRIDE_LSB) |
| 270 #define UMBOX_HCI_FRAMER_CRC_OVERRIDE_SET(x) (((x) << UMBOX_HCI_FRAMER_CRC_O
VERRIDE_LSB) & UMBOX_HCI_FRAMER_CRC_OVERRIDE_MASK) |
| 271 #define UMBOX_HCI_FRAMER_ENABLE_MSB 5 |
| 272 #define UMBOX_HCI_FRAMER_ENABLE_LSB 5 |
| 273 #define UMBOX_HCI_FRAMER_ENABLE_MASK 0x00000020 |
| 274 #define UMBOX_HCI_FRAMER_ENABLE_GET(x) (((x) & UMBOX_HCI_FRAMER_ENABLE
_MASK) >> UMBOX_HCI_FRAMER_ENABLE_LSB) |
| 275 #define UMBOX_HCI_FRAMER_ENABLE_SET(x) (((x) << UMBOX_HCI_FRAMER_ENABL
E_LSB) & UMBOX_HCI_FRAMER_ENABLE_MASK) |
| 276 #define UMBOX_HCI_FRAMER_SYNC_ERROR_MSB 4 |
| 277 #define UMBOX_HCI_FRAMER_SYNC_ERROR_LSB 4 |
| 278 #define UMBOX_HCI_FRAMER_SYNC_ERROR_MASK 0x00000010 |
| 279 #define UMBOX_HCI_FRAMER_SYNC_ERROR_GET(x) (((x) & UMBOX_HCI_FRAMER_SYNC_E
RROR_MASK) >> UMBOX_HCI_FRAMER_SYNC_ERROR_LSB) |
| 280 #define UMBOX_HCI_FRAMER_SYNC_ERROR_SET(x) (((x) << UMBOX_HCI_FRAMER_SYNC_
ERROR_LSB) & UMBOX_HCI_FRAMER_SYNC_ERROR_MASK) |
| 281 #define UMBOX_HCI_FRAMER_UNDERFLOW_MSB 3 |
| 282 #define UMBOX_HCI_FRAMER_UNDERFLOW_LSB 3 |
| 283 #define UMBOX_HCI_FRAMER_UNDERFLOW_MASK 0x00000008 |
| 284 #define UMBOX_HCI_FRAMER_UNDERFLOW_GET(x) (((x) & UMBOX_HCI_FRAMER_UNDERF
LOW_MASK) >> UMBOX_HCI_FRAMER_UNDERFLOW_LSB) |
| 285 #define UMBOX_HCI_FRAMER_UNDERFLOW_SET(x) (((x) << UMBOX_HCI_FRAMER_UNDER
FLOW_LSB) & UMBOX_HCI_FRAMER_UNDERFLOW_MASK) |
| 286 #define UMBOX_HCI_FRAMER_OVERFLOW_MSB 2 |
| 287 #define UMBOX_HCI_FRAMER_OVERFLOW_LSB 2 |
| 288 #define UMBOX_HCI_FRAMER_OVERFLOW_MASK 0x00000004 |
| 289 #define UMBOX_HCI_FRAMER_OVERFLOW_GET(x) (((x) & UMBOX_HCI_FRAMER_OVERFL
OW_MASK) >> UMBOX_HCI_FRAMER_OVERFLOW_LSB) |
| 290 #define UMBOX_HCI_FRAMER_OVERFLOW_SET(x) (((x) << UMBOX_HCI_FRAMER_OVERF
LOW_LSB) & UMBOX_HCI_FRAMER_OVERFLOW_MASK) |
| 291 #define UMBOX_HCI_FRAMER_CONFIG_MODE_MSB 1 |
| 292 #define UMBOX_HCI_FRAMER_CONFIG_MODE_LSB 0 |
| 293 #define UMBOX_HCI_FRAMER_CONFIG_MODE_MASK 0x00000003 |
| 294 #define UMBOX_HCI_FRAMER_CONFIG_MODE_GET(x) (((x) & UMBOX_HCI_FRAMER_CONFIG
_MODE_MASK) >> UMBOX_HCI_FRAMER_CONFIG_MODE_LSB) |
| 295 #define UMBOX_HCI_FRAMER_CONFIG_MODE_SET(x) (((x) << UMBOX_HCI_FRAMER_CONFI
G_MODE_LSB) & UMBOX_HCI_FRAMER_CONFIG_MODE_MASK) |
| 296 |
| 297 |
| 298 #ifndef __ASSEMBLER__ |
| 299 |
| 300 typedef struct umbox_wlan_reg_reg_s { |
| 301 volatile unsigned int umbox_fifo[2]; |
| 302 volatile unsigned int umbox_fifo_status; |
| 303 volatile unsigned int umbox_dma_policy; |
| 304 volatile unsigned int umbox0_dma_rx_descriptor_base; |
| 305 volatile unsigned int umbox0_dma_rx_control; |
| 306 volatile unsigned int umbox0_dma_tx_descriptor_base; |
| 307 volatile unsigned int umbox0_dma_tx_control; |
| 308 volatile unsigned int umbox_fifo_timeout; |
| 309 volatile unsigned int umbox_int_status; |
| 310 volatile unsigned int umbox_int_enable; |
| 311 volatile unsigned int umbox_debug; |
| 312 volatile unsigned int umbox_fifo_reset; |
| 313 volatile unsigned int umbox_hci_framer; |
| 314 } umbox_wlan_reg_reg_t; |
| 315 |
| 316 #endif /* __ASSEMBLER__ */ |
| 317 |
| 318 #endif /* _UMBOX_WLAN_REG_H_ */ |
OLD | NEW |