OLD | NEW |
(Empty) | |
| 1 // ------------------------------------------------------------------ |
| 2 // Copyright (c) 2004-2007 Atheros Corporation. All rights reserved. |
| 3 // |
| 4 // This program is free software; you can redistribute it and/or modify |
| 5 // it under the terms of the GNU General Public License version 2 as |
| 6 // published by the Free Software Foundation; |
| 7 // |
| 8 // Software distributed under the License is distributed on an "AS |
| 9 // IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or |
| 10 // implied. See the License for the specific language governing |
| 11 // rights and limitations under the License. |
| 12 // |
| 13 // |
| 14 // ------------------------------------------------------------------ |
| 15 //=================================================================== |
| 16 // Author(s): ="Atheros" |
| 17 //=================================================================== |
| 18 |
| 19 /* Copyright (C) 2009 Denali Software Inc. All rights reserved */ |
| 20 /* THIS FILE IS AUTOMATICALLY GENERATED BY DENALI BLUEPRINT, DO NOT EDIT */ |
| 21 |
| 22 |
| 23 #ifndef _BB_LC_REG_REG_H_ |
| 24 #define _BB_LC_REG_REG_H_ |
| 25 |
| 26 |
| 27 /* macros for BB_test_controls */ |
| 28 #define PHY_BB_TEST_CONTROLS_ADDRESS
0x00009800 |
| 29 #define PHY_BB_TEST_CONTROLS_OFFSET
0x00009800 |
| 30 #define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_MSB
3 |
| 31 #define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_LSB
0 |
| 32 #define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_MASK
0x0000000f |
| 33 #define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_GET(x) (
((x) & 0x0000000f) >> 0) |
| 34 #define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SEL_SET(x) (
((x) << 0) & 0x0000000f) |
| 35 #define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_MSB
4 |
| 36 #define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_LSB
4 |
| 37 #define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_MASK
0x00000010 |
| 38 #define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_GET(x) (
((x) & 0x00000010) >> 4) |
| 39 #define PHY_BB_TEST_CONTROLS_CF_TSTTRIG_SET(x) (
((x) << 4) & 0x00000010) |
| 40 #define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_MSB
6 |
| 41 #define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_LSB
5 |
| 42 #define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_MASK
0x00000060 |
| 43 #define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_GET(x) (
((x) & 0x00000060) >> 5) |
| 44 #define PHY_BB_TEST_CONTROLS_CF_RFSHIFT_SEL_SET(x) (
((x) << 5) & 0x00000060) |
| 45 #define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_MSB
9 |
| 46 #define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_LSB
8 |
| 47 #define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_MASK
0x00000300 |
| 48 #define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_GET(x) (
((x) & 0x00000300) >> 8) |
| 49 #define PHY_BB_TEST_CONTROLS_CARDBUS_MODE_SET(x) (
((x) << 8) & 0x00000300) |
| 50 #define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_MSB
10 |
| 51 #define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_LSB
10 |
| 52 #define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_MASK
0x00000400 |
| 53 #define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_GET(x) ((
(x) & 0x00000400) >> 10) |
| 54 #define PHY_BB_TEST_CONTROLS_CLKOUT_IS_CLK32_SET(x) ((
(x) << 10) & 0x00000400) |
| 55 #define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_MSB
13 |
| 56 #define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_LSB
13 |
| 57 #define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_MASK
0x00002000 |
| 58 #define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_GET(x) ((
(x) & 0x00002000) >> 13) |
| 59 #define PHY_BB_TEST_CONTROLS_ENABLE_RFSILENT_BB_SET(x) ((
(x) << 13) & 0x00002000) |
| 60 #define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_MSB
15 |
| 61 #define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_LSB
15 |
| 62 #define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_MASK
0x00008000 |
| 63 #define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_GET(x) ((
(x) & 0x00008000) >> 15) |
| 64 #define PHY_BB_TEST_CONTROLS_ENABLE_MINI_OBS_SET(x) ((
(x) << 15) & 0x00008000) |
| 65 #define PHY_BB_TEST_CONTROLS_SLOW_CLK160_MSB
17 |
| 66 #define PHY_BB_TEST_CONTROLS_SLOW_CLK160_LSB
17 |
| 67 #define PHY_BB_TEST_CONTROLS_SLOW_CLK160_MASK
0x00020000 |
| 68 #define PHY_BB_TEST_CONTROLS_SLOW_CLK160_GET(x) ((
(x) & 0x00020000) >> 17) |
| 69 #define PHY_BB_TEST_CONTROLS_SLOW_CLK160_SET(x) ((
(x) << 17) & 0x00020000) |
| 70 #define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_MSB
18 |
| 71 #define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_LSB
18 |
| 72 #define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_MASK
0x00040000 |
| 73 #define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_GET(x) ((
(x) & 0x00040000) >> 18) |
| 74 #define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_3_SET(x) ((
(x) << 18) & 0x00040000) |
| 75 #define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_MSB
22 |
| 76 #define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_LSB
19 |
| 77 #define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_MASK
0x00780000 |
| 78 #define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_GET(x) ((
(x) & 0x00780000) >> 19) |
| 79 #define PHY_BB_TEST_CONTROLS_CF_BBB_OBS_SEL_SET(x) ((
(x) << 19) & 0x00780000) |
| 80 #define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_MSB
23 |
| 81 #define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_LSB
23 |
| 82 #define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_MASK
0x00800000 |
| 83 #define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_GET(x) ((
(x) & 0x00800000) >> 23) |
| 84 #define PHY_BB_TEST_CONTROLS_RX_OBS_SEL_5TH_BIT_SET(x) ((
(x) << 23) & 0x00800000) |
| 85 #define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_MSB
24 |
| 86 #define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_LSB
24 |
| 87 #define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_MASK
0x01000000 |
| 88 #define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_GET(x) ((
(x) & 0x01000000) >> 24) |
| 89 #define PHY_BB_TEST_CONTROLS_AGC_OBS_SEL_4_SET(x) ((
(x) << 24) & 0x01000000) |
| 90 #define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_MSB
28 |
| 91 #define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_LSB
28 |
| 92 #define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_MASK
0x10000000 |
| 93 #define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_GET(x) ((
(x) & 0x10000000) >> 28) |
| 94 #define PHY_BB_TEST_CONTROLS_FORCE_AGC_CLEAR_SET(x) ((
(x) << 28) & 0x10000000) |
| 95 #define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_MSB
31 |
| 96 #define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_LSB
30 |
| 97 #define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_MASK
0xc0000000 |
| 98 #define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_GET(x) ((
(x) & 0xc0000000) >> 30) |
| 99 #define PHY_BB_TEST_CONTROLS_TSTDAC_OUT_SEL_SET(x) ((
(x) << 30) & 0xc0000000) |
| 100 |
| 101 /* macros for BB_gen_controls */ |
| 102 #define PHY_BB_GEN_CONTROLS_ADDRESS
0x00009804 |
| 103 #define PHY_BB_GEN_CONTROLS_OFFSET
0x00009804 |
| 104 #define PHY_BB_GEN_CONTROLS_TURBO_MSB
0 |
| 105 #define PHY_BB_GEN_CONTROLS_TURBO_LSB
0 |
| 106 #define PHY_BB_GEN_CONTROLS_TURBO_MASK
0x00000001 |
| 107 #define PHY_BB_GEN_CONTROLS_TURBO_GET(x) (
((x) & 0x00000001) >> 0) |
| 108 #define PHY_BB_GEN_CONTROLS_TURBO_SET(x) (
((x) << 0) & 0x00000001) |
| 109 #define PHY_BB_GEN_CONTROLS_CF_SHORT20_MSB
1 |
| 110 #define PHY_BB_GEN_CONTROLS_CF_SHORT20_LSB
1 |
| 111 #define PHY_BB_GEN_CONTROLS_CF_SHORT20_MASK
0x00000002 |
| 112 #define PHY_BB_GEN_CONTROLS_CF_SHORT20_GET(x) (
((x) & 0x00000002) >> 1) |
| 113 #define PHY_BB_GEN_CONTROLS_CF_SHORT20_SET(x) (
((x) << 1) & 0x00000002) |
| 114 #define PHY_BB_GEN_CONTROLS_DYN_20_40_MSB
2 |
| 115 #define PHY_BB_GEN_CONTROLS_DYN_20_40_LSB
2 |
| 116 #define PHY_BB_GEN_CONTROLS_DYN_20_40_MASK
0x00000004 |
| 117 #define PHY_BB_GEN_CONTROLS_DYN_20_40_GET(x) (
((x) & 0x00000004) >> 2) |
| 118 #define PHY_BB_GEN_CONTROLS_DYN_20_40_SET(x) (
((x) << 2) & 0x00000004) |
| 119 #define PHY_BB_GEN_CONTROLS_DYN_20_40_PRI_ONLY_MSB
3 |
| 120 #define PHY_BB_GEN_CONTROLS_DYN_20_40_PRI_ONLY_LSB
3 |
| 121 #define PHY_BB_GEN_CONTROLS_DYN_20_40_PRI_ONLY_MASK
0x00000008 |
| 122 #define PHY_BB_GEN_CONTROLS_DYN_20_40_PRI_ONLY_GET(x) (
((x) & 0x00000008) >> 3) |
| 123 #define PHY_BB_GEN_CONTROLS_DYN_20_40_PRI_ONLY_SET(x) (
((x) << 3) & 0x00000008) |
| 124 #define PHY_BB_GEN_CONTROLS_DYN_20_40_PRI_CHN_MSB
4 |
| 125 #define PHY_BB_GEN_CONTROLS_DYN_20_40_PRI_CHN_LSB
4 |
| 126 #define PHY_BB_GEN_CONTROLS_DYN_20_40_PRI_CHN_MASK
0x00000010 |
| 127 #define PHY_BB_GEN_CONTROLS_DYN_20_40_PRI_CHN_GET(x) (
((x) & 0x00000010) >> 4) |
| 128 #define PHY_BB_GEN_CONTROLS_DYN_20_40_PRI_CHN_SET(x) (
((x) << 4) & 0x00000010) |
| 129 #define PHY_BB_GEN_CONTROLS_DYN_20_40_EXT_CHN_MSB
5 |
| 130 #define PHY_BB_GEN_CONTROLS_DYN_20_40_EXT_CHN_LSB
5 |
| 131 #define PHY_BB_GEN_CONTROLS_DYN_20_40_EXT_CHN_MASK
0x00000020 |
| 132 #define PHY_BB_GEN_CONTROLS_DYN_20_40_EXT_CHN_GET(x) (
((x) & 0x00000020) >> 5) |
| 133 #define PHY_BB_GEN_CONTROLS_DYN_20_40_EXT_CHN_SET(x) (
((x) << 5) & 0x00000020) |
| 134 #define PHY_BB_GEN_CONTROLS_HT_ENABLE_MSB
6 |
| 135 #define PHY_BB_GEN_CONTROLS_HT_ENABLE_LSB
6 |
| 136 #define PHY_BB_GEN_CONTROLS_HT_ENABLE_MASK
0x00000040 |
| 137 #define PHY_BB_GEN_CONTROLS_HT_ENABLE_GET(x) (
((x) & 0x00000040) >> 6) |
| 138 #define PHY_BB_GEN_CONTROLS_HT_ENABLE_SET(x) (
((x) << 6) & 0x00000040) |
| 139 #define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_MSB
7 |
| 140 #define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_LSB
7 |
| 141 #define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_MASK
0x00000080 |
| 142 #define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_GET(x) (
((x) & 0x00000080) >> 7) |
| 143 #define PHY_BB_GEN_CONTROLS_ALLOW_SHORT_GI_SET(x) (
((x) << 7) & 0x00000080) |
| 144 #define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_MSB
8 |
| 145 #define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_LSB
8 |
| 146 #define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_MASK
0x00000100 |
| 147 #define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_GET(x) (
((x) & 0x00000100) >> 8) |
| 148 #define PHY_BB_GEN_CONTROLS_CF_2_CHAINS_USE_WALSH_SET(x) (
((x) << 8) & 0x00000100) |
| 149 #define PHY_BB_GEN_CONTROLS_CF_SINGLE_HT_LTF1_MSB
9 |
| 150 #define PHY_BB_GEN_CONTROLS_CF_SINGLE_HT_LTF1_LSB
9 |
| 151 #define PHY_BB_GEN_CONTROLS_CF_SINGLE_HT_LTF1_MASK
0x00000200 |
| 152 #define PHY_BB_GEN_CONTROLS_CF_SINGLE_HT_LTF1_GET(x) (
((x) & 0x00000200) >> 9) |
| 153 #define PHY_BB_GEN_CONTROLS_CF_SINGLE_HT_LTF1_SET(x) (
((x) << 9) & 0x00000200) |
| 154 #define PHY_BB_GEN_CONTROLS_GF_ENABLE_MSB
10 |
| 155 #define PHY_BB_GEN_CONTROLS_GF_ENABLE_LSB
10 |
| 156 #define PHY_BB_GEN_CONTROLS_GF_ENABLE_MASK
0x00000400 |
| 157 #define PHY_BB_GEN_CONTROLS_GF_ENABLE_GET(x) ((
(x) & 0x00000400) >> 10) |
| 158 #define PHY_BB_GEN_CONTROLS_GF_ENABLE_SET(x) ((
(x) << 10) & 0x00000400) |
| 159 #define PHY_BB_GEN_CONTROLS_BYPASS_DAC_FIFO_N_MSB
11 |
| 160 #define PHY_BB_GEN_CONTROLS_BYPASS_DAC_FIFO_N_LSB
11 |
| 161 #define PHY_BB_GEN_CONTROLS_BYPASS_DAC_FIFO_N_MASK
0x00000800 |
| 162 #define PHY_BB_GEN_CONTROLS_BYPASS_DAC_FIFO_N_GET(x) ((
(x) & 0x00000800) >> 11) |
| 163 #define PHY_BB_GEN_CONTROLS_BYPASS_DAC_FIFO_N_SET(x) ((
(x) << 11) & 0x00000800) |
| 164 |
| 165 /* macros for BB_test_controls_status */ |
| 166 #define PHY_BB_TEST_CONTROLS_STATUS_ADDRESS
0x00009808 |
| 167 #define PHY_BB_TEST_CONTROLS_STATUS_OFFSET
0x00009808 |
| 168 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_MSB
0 |
| 169 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_LSB
0 |
| 170 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_MASK
0x00000001 |
| 171 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_GET(x) (
((x) & 0x00000001) >> 0) |
| 172 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTDAC_EN_SET(x) (
((x) << 0) & 0x00000001) |
| 173 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_MSB
1 |
| 174 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_LSB
1 |
| 175 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_MASK
0x00000002 |
| 176 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_GET(x) (
((x) & 0x00000002) >> 1) |
| 177 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_IS_TSTDAC_SET(x) (
((x) << 1) & 0x00000002) |
| 178 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_MSB
4 |
| 179 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_LSB
2 |
| 180 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_MASK
0x0000001c |
| 181 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_GET(x) (
((x) & 0x0000001c) >> 2) |
| 182 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_SEL_SET(x) (
((x) << 2) & 0x0000001c) |
| 183 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_MSB
6 |
| 184 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_LSB
5 |
| 185 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_MASK
0x00000060 |
| 186 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_GET(x) (
((x) & 0x00000060) >> 5) |
| 187 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_OBS_MUX_SEL_SET(x) (
((x) << 5) & 0x00000060) |
| 188 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_MSB
7 |
| 189 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_LSB
7 |
| 190 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_MASK
0x00000080 |
| 191 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_GET(x) (
((x) & 0x00000080) >> 7) |
| 192 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TX_SRC_ALTERNATE_SET(x) (
((x) << 7) & 0x00000080) |
| 193 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_MSB
8 |
| 194 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_LSB
8 |
| 195 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_MASK
0x00000100 |
| 196 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_GET(x) (
((x) & 0x00000100) >> 8) |
| 197 #define PHY_BB_TEST_CONTROLS_STATUS_CF_TSTADC_EN_SET(x) (
((x) << 8) & 0x00000100) |
| 198 #define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_MSB
9 |
| 199 #define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_LSB
9 |
| 200 #define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_MASK
0x00000200 |
| 201 #define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_GET(x) (
((x) & 0x00000200) >> 9) |
| 202 #define PHY_BB_TEST_CONTROLS_STATUS_CF_RX_SRC_IS_TSTADC_SET(x) (
((x) << 9) & 0x00000200) |
| 203 #define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_MSB
13 |
| 204 #define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_LSB
10 |
| 205 #define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_MASK
0x00003c00 |
| 206 #define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_GET(x) ((
(x) & 0x00003c00) >> 10) |
| 207 #define PHY_BB_TEST_CONTROLS_STATUS_RX_OBS_SEL_SET(x) ((
(x) << 10) & 0x00003c00) |
| 208 #define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_MSB
14 |
| 209 #define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_LSB
14 |
| 210 #define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_MASK
0x00004000 |
| 211 #define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_GET(x) ((
(x) & 0x00004000) >> 14) |
| 212 #define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_A2_WARM_RESET_SET(x) ((
(x) << 14) & 0x00004000) |
| 213 #define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_MSB
15 |
| 214 #define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_LSB
15 |
| 215 #define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_MASK
0x00008000 |
| 216 #define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_GET(x) ((
(x) & 0x00008000) >> 15) |
| 217 #define PHY_BB_TEST_CONTROLS_STATUS_RESET_A2_SET(x) ((
(x) << 15) & 0x00008000) |
| 218 #define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_MSB
18 |
| 219 #define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_LSB
16 |
| 220 #define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_MASK
0x00070000 |
| 221 #define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_GET(x) ((
(x) & 0x00070000) >> 16) |
| 222 #define PHY_BB_TEST_CONTROLS_STATUS_AGC_OBS_SEL_SET(x) ((
(x) << 16) & 0x00070000) |
| 223 #define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_MSB
19 |
| 224 #define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_LSB
19 |
| 225 #define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_MASK
0x00080000 |
| 226 #define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_GET(x) ((
(x) & 0x00080000) >> 19) |
| 227 #define PHY_BB_TEST_CONTROLS_STATUS_CF_ENABLE_FFT_DUMP_SET(x) ((
(x) << 19) & 0x00080000) |
| 228 #define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_MSB
23 |
| 229 #define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_LSB
23 |
| 230 #define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_MASK
0x00800000 |
| 231 #define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_GET(x) ((
(x) & 0x00800000) >> 23) |
| 232 #define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_IN_SET(x) ((
(x) << 23) & 0x00800000) |
| 233 #define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_MSB
27 |
| 234 #define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_LSB
27 |
| 235 #define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_MASK
0x08000000 |
| 236 #define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_GET(x) ((
(x) & 0x08000000) >> 27) |
| 237 #define PHY_BB_TEST_CONTROLS_STATUS_DISABLE_AGC_TO_A2_SET(x) ((
(x) << 27) & 0x08000000) |
| 238 #define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_MSB
28 |
| 239 #define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_LSB
28 |
| 240 #define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_MASK
0x10000000 |
| 241 #define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_GET(x) ((
(x) & 0x10000000) >> 28) |
| 242 #define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_EN_SET(x) ((
(x) << 28) & 0x10000000) |
| 243 #define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_MSB
30 |
| 244 #define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_LSB
29 |
| 245 #define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_MASK
0x60000000 |
| 246 #define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_GET(x) ((
(x) & 0x60000000) >> 29) |
| 247 #define PHY_BB_TEST_CONTROLS_STATUS_CF_DEBUGPORT_SEL_SET(x) ((
(x) << 29) & 0x60000000) |
| 248 |
| 249 /* macros for BB_timing_controls_1 */ |
| 250 #define PHY_BB_TIMING_CONTROLS_1_ADDRESS
0x0000980c |
| 251 #define PHY_BB_TIMING_CONTROLS_1_OFFSET
0x0000980c |
| 252 #define PHY_BB_TIMING_CONTROLS_1_STE_THR_MSB
6 |
| 253 #define PHY_BB_TIMING_CONTROLS_1_STE_THR_LSB
0 |
| 254 #define PHY_BB_TIMING_CONTROLS_1_STE_THR_MASK
0x0000007f |
| 255 #define PHY_BB_TIMING_CONTROLS_1_STE_THR_GET(x) (
((x) & 0x0000007f) >> 0) |
| 256 #define PHY_BB_TIMING_CONTROLS_1_STE_THR_SET(x) (
((x) << 0) & 0x0000007f) |
| 257 #define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_MSB
12 |
| 258 #define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_LSB
7 |
| 259 #define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_MASK
0x00001f80 |
| 260 #define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_GET(x) (
((x) & 0x00001f80) >> 7) |
| 261 #define PHY_BB_TIMING_CONTROLS_1_STE_TO_LONG1_SET(x) (
((x) << 7) & 0x00001f80) |
| 262 #define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_MSB
16 |
| 263 #define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_LSB
13 |
| 264 #define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_MASK
0x0001e000 |
| 265 #define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_GET(x) ((
(x) & 0x0001e000) >> 13) |
| 266 #define PHY_BB_TIMING_CONTROLS_1_TIMING_BACKOFF_SET(x) ((
(x) << 13) & 0x0001e000) |
| 267 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_MSB
17 |
| 268 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_LSB
17 |
| 269 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_MASK
0x00020000 |
| 270 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_GET(x) ((
(x) & 0x00020000) >> 17) |
| 271 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_HT_FINE_PPM_SET(x) ((
(x) << 17) & 0x00020000) |
| 272 #define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_MSB
19 |
| 273 #define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_LSB
18 |
| 274 #define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_MASK
0x000c0000 |
| 275 #define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_GET(x) ((
(x) & 0x000c0000) >> 18) |
| 276 #define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_STREAM_SET(x) ((
(x) << 18) & 0x000c0000) |
| 277 #define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_MSB
21 |
| 278 #define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_LSB
20 |
| 279 #define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_MASK
0x00300000 |
| 280 #define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_GET(x) ((
(x) & 0x00300000) >> 20) |
| 281 #define PHY_BB_TIMING_CONTROLS_1_HT_FINE_PPM_QAM_SET(x) ((
(x) << 20) & 0x00300000) |
| 282 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_MSB
22 |
| 283 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_LSB
22 |
| 284 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_MASK
0x00400000 |
| 285 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_GET(x) ((
(x) & 0x00400000) >> 22) |
| 286 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_CHANFIL_SET(x) ((
(x) << 22) & 0x00400000) |
| 287 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_MSB
23 |
| 288 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_LSB
23 |
| 289 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_MASK
0x00800000 |
| 290 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_GET(x) ((
(x) & 0x00800000) >> 23) |
| 291 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_RX_STBC_SET(x) ((
(x) << 23) & 0x00800000) |
| 292 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_MSB
24 |
| 293 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_LSB
24 |
| 294 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_MASK
0x01000000 |
| 295 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_GET(x) ((
(x) & 0x01000000) >> 24) |
| 296 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_CHANNEL_FILTER_SET(x) ((
(x) << 24) & 0x01000000) |
| 297 #define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_MSB
26 |
| 298 #define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_LSB
25 |
| 299 #define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_MASK
0x06000000 |
| 300 #define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_GET(x) ((
(x) & 0x06000000) >> 25) |
| 301 #define PHY_BB_TIMING_CONTROLS_1_FALSE_ALARM_SET(x) ((
(x) << 25) & 0x06000000) |
| 302 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_MSB
27 |
| 303 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_LSB
27 |
| 304 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_MASK
0x08000000 |
| 305 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_GET(x) ((
(x) & 0x08000000) >> 27) |
| 306 #define PHY_BB_TIMING_CONTROLS_1_ENABLE_LONG_RESCALE_SET(x) ((
(x) << 27) & 0x08000000) |
| 307 #define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_MSB
28 |
| 308 #define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_LSB
28 |
| 309 #define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_MASK
0x10000000 |
| 310 #define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_GET(x) ((
(x) & 0x10000000) >> 28) |
| 311 #define PHY_BB_TIMING_CONTROLS_1_TIMING_LEAK_ENABLE_SET(x) ((
(x) << 28) & 0x10000000) |
| 312 #define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_MSB
30 |
| 313 #define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_LSB
29 |
| 314 #define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_MASK
0x60000000 |
| 315 #define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_GET(x) ((
(x) & 0x60000000) >> 29) |
| 316 #define PHY_BB_TIMING_CONTROLS_1_COARSE_PPM_SELECT_SET(x) ((
(x) << 29) & 0x60000000) |
| 317 #define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_MSB
31 |
| 318 #define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_LSB
31 |
| 319 #define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_MASK
0x80000000 |
| 320 #define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_GET(x) ((
(x) & 0x80000000) >> 31) |
| 321 #define PHY_BB_TIMING_CONTROLS_1_FFT_SCALING_SET(x) ((
(x) << 31) & 0x80000000) |
| 322 |
| 323 /* macros for BB_timing_controls_2 */ |
| 324 #define PHY_BB_TIMING_CONTROLS_2_ADDRESS
0x00009810 |
| 325 #define PHY_BB_TIMING_CONTROLS_2_OFFSET
0x00009810 |
| 326 #define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_MSB
11 |
| 327 #define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_LSB
0 |
| 328 #define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_MASK
0x00000fff |
| 329 #define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_GET(x) (
((x) & 0x00000fff) >> 0) |
| 330 #define PHY_BB_TIMING_CONTROLS_2_FORCED_DELTA_PHI_SYMBOL_SET(x) (
((x) << 0) & 0x00000fff) |
| 331 #define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_MSB
12 |
| 332 #define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_LSB
12 |
| 333 #define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_MASK
0x00001000 |
| 334 #define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_GET(x) ((
(x) & 0x00001000) >> 12) |
| 335 #define PHY_BB_TIMING_CONTROLS_2_FORCE_DELTA_PHI_SYMBOL_SET(x) ((
(x) << 12) & 0x00001000) |
| 336 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_MSB
13 |
| 337 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_LSB
13 |
| 338 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_MASK
0x00002000 |
| 339 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_GET(x) ((
(x) & 0x00002000) >> 13) |
| 340 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_MAGNITUDE_TRACK_SET(x) ((
(x) << 13) & 0x00002000) |
| 341 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_MSB
14 |
| 342 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_LSB
14 |
| 343 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_MASK
0x00004000 |
| 344 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_GET(x) ((
(x) & 0x00004000) >> 14) |
| 345 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_SLOPE_FILTER_SET(x) ((
(x) << 14) & 0x00004000) |
| 346 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_MSB
15 |
| 347 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_LSB
15 |
| 348 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_MASK
0x00008000 |
| 349 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_GET(x) ((
(x) & 0x00008000) >> 15) |
| 350 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_OFFSET_FILTER_SET(x) ((
(x) << 15) & 0x00008000) |
| 351 #define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_MSB
22 |
| 352 #define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_LSB
16 |
| 353 #define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_MASK
0x007f0000 |
| 354 #define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_GET(x) ((
(x) & 0x007f0000) >> 16) |
| 355 #define PHY_BB_TIMING_CONTROLS_2_DC_OFF_DELTAF_THRES_SET(x) ((
(x) << 16) & 0x007f0000) |
| 356 #define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_MSB
26 |
| 357 #define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_LSB
24 |
| 358 #define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_MASK
0x07000000 |
| 359 #define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_GET(x) ((
(x) & 0x07000000) >> 24) |
| 360 #define PHY_BB_TIMING_CONTROLS_2_DC_OFF_TIM_CONST_SET(x) ((
(x) << 24) & 0x07000000) |
| 361 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_MSB
27 |
| 362 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_LSB
27 |
| 363 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_MASK
0x08000000 |
| 364 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_GET(x) ((
(x) & 0x08000000) >> 27) |
| 365 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_SET(x) ((
(x) << 27) & 0x08000000) |
| 366 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_MSB
28 |
| 367 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_LSB
28 |
| 368 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_MASK
0x10000000 |
| 369 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_GET(x) ((
(x) & 0x10000000) >> 28) |
| 370 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_DC_OFFSET_TRACK_SET(x) ((
(x) << 28) & 0x10000000) |
| 371 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_MSB
29 |
| 372 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_LSB
29 |
| 373 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_MASK
0x20000000 |
| 374 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_GET(x) ((
(x) & 0x20000000) >> 29) |
| 375 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_WEIGHTING_SET(x) ((
(x) << 29) & 0x20000000) |
| 376 #define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_MSB
30 |
| 377 #define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_LSB
30 |
| 378 #define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_MASK
0x40000000 |
| 379 #define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_GET(x) ((
(x) & 0x40000000) >> 30) |
| 380 #define PHY_BB_TIMING_CONTROLS_2_TRACEBACK128_SET(x) ((
(x) << 30) & 0x40000000) |
| 381 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_MSB
31 |
| 382 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_LSB
31 |
| 383 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_MASK
0x80000000 |
| 384 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_GET(x) ((
(x) & 0x80000000) >> 31) |
| 385 #define PHY_BB_TIMING_CONTROLS_2_ENABLE_HT_FINE_TIMING_SET(x) ((
(x) << 31) & 0x80000000) |
| 386 |
| 387 /* macros for BB_timing_controls_3 */ |
| 388 #define PHY_BB_TIMING_CONTROLS_3_ADDRESS
0x00009814 |
| 389 #define PHY_BB_TIMING_CONTROLS_3_OFFSET
0x00009814 |
| 390 #define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_MSB
7 |
| 391 #define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_LSB
0 |
| 392 #define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_MASK
0x000000ff |
| 393 #define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_GET(x) (
((x) & 0x000000ff) >> 0) |
| 394 #define PHY_BB_TIMING_CONTROLS_3_PPM_RESCUE_INTERVAL_SET(x) (
((x) << 0) & 0x000000ff) |
| 395 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_MSB
8 |
| 396 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_LSB
8 |
| 397 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_MASK
0x00000100 |
| 398 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_GET(x) (
((x) & 0x00000100) >> 8) |
| 399 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_PPM_RESCUE_SET(x) (
((x) << 8) & 0x00000100) |
| 400 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_MSB
9 |
| 401 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_LSB
9 |
| 402 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_MASK
0x00000200 |
| 403 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_GET(x) (
((x) & 0x00000200) >> 9) |
| 404 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_PPM_SET(x) (
((x) << 9) & 0x00000200) |
| 405 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_MSB
10 |
| 406 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_LSB
10 |
| 407 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_MASK
0x00000400 |
| 408 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_GET(x) ((
(x) & 0x00000400) >> 10) |
| 409 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_FINE_INTERP_SET(x) ((
(x) << 10) & 0x00000400) |
| 410 #define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_MSB
11 |
| 411 #define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_LSB
11 |
| 412 #define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_MASK
0x00000800 |
| 413 #define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_GET(x) ((
(x) & 0x00000800) >> 11) |
| 414 #define PHY_BB_TIMING_CONTROLS_3_CONTINUOUS_PPM_RESCUE_SET(x) ((
(x) << 11) & 0x00000800) |
| 415 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_MSB
12 |
| 416 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_LSB
12 |
| 417 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_MASK
0x00001000 |
| 418 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_GET(x) ((
(x) & 0x00001000) >> 12) |
| 419 #define PHY_BB_TIMING_CONTROLS_3_ENABLE_DF_CHANEST_SET(x) ((
(x) << 12) & 0x00001000) |
| 420 #define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_MSB
16 |
| 421 #define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_LSB
13 |
| 422 #define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_MASK
0x0001e000 |
| 423 #define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_GET(x) ((
(x) & 0x0001e000) >> 13) |
| 424 #define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_EXP_SET(x) ((
(x) << 13) & 0x0001e000) |
| 425 #define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_MSB
31 |
| 426 #define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_LSB
17 |
| 427 #define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_MASK
0xfffe0000 |
| 428 #define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_GET(x) ((
(x) & 0xfffe0000) >> 17) |
| 429 #define PHY_BB_TIMING_CONTROLS_3_DELTA_SLOPE_COEF_MAN_SET(x) ((
(x) << 17) & 0xfffe0000) |
| 430 |
| 431 /* macros for BB_D2_chip_id */ |
| 432 #define PHY_BB_D2_CHIP_ID_ADDRESS
0x00009818 |
| 433 #define PHY_BB_D2_CHIP_ID_OFFSET
0x00009818 |
| 434 #define PHY_BB_D2_CHIP_ID_OLD_ID_MSB
7 |
| 435 #define PHY_BB_D2_CHIP_ID_OLD_ID_LSB
0 |
| 436 #define PHY_BB_D2_CHIP_ID_OLD_ID_MASK
0x000000ff |
| 437 #define PHY_BB_D2_CHIP_ID_OLD_ID_GET(x) (
((x) & 0x000000ff) >> 0) |
| 438 #define PHY_BB_D2_CHIP_ID_ID_MSB
31 |
| 439 #define PHY_BB_D2_CHIP_ID_ID_LSB
8 |
| 440 #define PHY_BB_D2_CHIP_ID_ID_MASK
0xffffff00 |
| 441 #define PHY_BB_D2_CHIP_ID_ID_GET(x) (
((x) & 0xffffff00) >> 8) |
| 442 |
| 443 /* macros for BB_active */ |
| 444 #define PHY_BB_ACTIVE_ADDRESS
0x0000981c |
| 445 #define PHY_BB_ACTIVE_OFFSET
0x0000981c |
| 446 #define PHY_BB_ACTIVE_CF_ACTIVE_MSB
0 |
| 447 #define PHY_BB_ACTIVE_CF_ACTIVE_LSB
0 |
| 448 #define PHY_BB_ACTIVE_CF_ACTIVE_MASK
0x00000001 |
| 449 #define PHY_BB_ACTIVE_CF_ACTIVE_GET(x) (
((x) & 0x00000001) >> 0) |
| 450 #define PHY_BB_ACTIVE_CF_ACTIVE_SET(x) (
((x) << 0) & 0x00000001) |
| 451 |
| 452 /* macros for BB_tx_timing_1 */ |
| 453 #define PHY_BB_TX_TIMING_1_ADDRESS
0x00009820 |
| 454 #define PHY_BB_TX_TIMING_1_OFFSET
0x00009820 |
| 455 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_MSB
7 |
| 456 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_LSB
0 |
| 457 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_MASK
0x000000ff |
| 458 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_GET(x) (
((x) & 0x000000ff) >> 0) |
| 459 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_ADC_OFF_SET(x) (
((x) << 0) & 0x000000ff) |
| 460 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_MSB
15 |
| 461 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_LSB
8 |
| 462 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_MASK
0x0000ff00 |
| 463 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 464 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_RX_OFF_SET(x) (
((x) << 8) & 0x0000ff00) |
| 465 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_MSB
23 |
| 466 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_LSB
16 |
| 467 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_MASK
0x00ff0000 |
| 468 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_GET(x) ((
(x) & 0x00ff0000) >> 16) |
| 469 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_DAC_ON_SET(x) ((
(x) << 16) & 0x00ff0000) |
| 470 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_MSB
31 |
| 471 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_LSB
24 |
| 472 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_MASK
0xff000000 |
| 473 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_GET(x) ((
(x) & 0xff000000) >> 24) |
| 474 #define PHY_BB_TX_TIMING_1_TX_FRAME_TO_A2_TX_ON_SET(x) ((
(x) << 24) & 0xff000000) |
| 475 |
| 476 /* macros for BB_tx_timing_2 */ |
| 477 #define PHY_BB_TX_TIMING_2_ADDRESS
0x00009824 |
| 478 #define PHY_BB_TX_TIMING_2_OFFSET
0x00009824 |
| 479 #define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_MSB
7 |
| 480 #define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_LSB
0 |
| 481 #define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_MASK
0x000000ff |
| 482 #define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_GET(x) (
((x) & 0x000000ff) >> 0) |
| 483 #define PHY_BB_TX_TIMING_2_TX_FRAME_TO_TX_D_START_SET(x) (
((x) << 0) & 0x000000ff) |
| 484 #define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_MSB
15 |
| 485 #define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_LSB
8 |
| 486 #define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_MASK
0x0000ff00 |
| 487 #define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 488 #define PHY_BB_TX_TIMING_2_TX_FRAME_TO_PA_ON_SET(x) (
((x) << 8) & 0x0000ff00) |
| 489 #define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_MSB
23 |
| 490 #define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_LSB
16 |
| 491 #define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_MASK
0x00ff0000 |
| 492 #define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_GET(x) ((
(x) & 0x00ff0000) >> 16) |
| 493 #define PHY_BB_TX_TIMING_2_TX_END_TO_PA_OFF_SET(x) ((
(x) << 16) & 0x00ff0000) |
| 494 #define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_MSB
31 |
| 495 #define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_LSB
24 |
| 496 #define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_MASK
0xff000000 |
| 497 #define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_GET(x) ((
(x) & 0xff000000) >> 24) |
| 498 #define PHY_BB_TX_TIMING_2_TX_END_TO_A2_TX_OFF_SET(x) ((
(x) << 24) & 0xff000000) |
| 499 |
| 500 /* macros for BB_tx_timing_3 */ |
| 501 #define PHY_BB_TX_TIMING_3_ADDRESS
0x00009828 |
| 502 #define PHY_BB_TX_TIMING_3_OFFSET
0x00009828 |
| 503 #define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_MSB
7 |
| 504 #define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_LSB
0 |
| 505 #define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_MASK
0x000000ff |
| 506 #define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_GET(x) (
((x) & 0x000000ff) >> 0) |
| 507 #define PHY_BB_TX_TIMING_3_TX_END_TO_DAC_OFF_SET(x) (
((x) << 0) & 0x000000ff) |
| 508 #define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_MSB
15 |
| 509 #define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_LSB
8 |
| 510 #define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_MASK
0x0000ff00 |
| 511 #define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 512 #define PHY_BB_TX_TIMING_3_TX_FRAME_TO_THERM_CHAIN_ON_SET(x) (
((x) << 8) & 0x0000ff00) |
| 513 #define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_MSB
23 |
| 514 #define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_LSB
16 |
| 515 #define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_MASK
0x00ff0000 |
| 516 #define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_GET(x) ((
(x) & 0x00ff0000) >> 16) |
| 517 #define PHY_BB_TX_TIMING_3_TX_END_TO_A2_RX_ON_SET(x) ((
(x) << 16) & 0x00ff0000) |
| 518 #define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_MSB
31 |
| 519 #define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_LSB
24 |
| 520 #define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_MASK
0xff000000 |
| 521 #define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_GET(x) ((
(x) & 0xff000000) >> 24) |
| 522 #define PHY_BB_TX_TIMING_3_TX_END_TO_ADC_ON_SET(x) ((
(x) << 24) & 0xff000000) |
| 523 |
| 524 /* macros for BB_addac_parallel_control */ |
| 525 #define PHY_BB_ADDAC_PARALLEL_CONTROL_ADDRESS
0x0000982c |
| 526 #define PHY_BB_ADDAC_PARALLEL_CONTROL_OFFSET
0x0000982c |
| 527 #define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_MSB
12 |
| 528 #define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_LSB
12 |
| 529 #define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_MASK
0x00001000 |
| 530 #define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_GET(x) ((
(x) & 0x00001000) >> 12) |
| 531 #define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_DACLPMODE_SET(x) ((
(x) << 12) & 0x00001000) |
| 532 #define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_MSB
13 |
| 533 #define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_LSB
13 |
| 534 #define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_MASK
0x00002000 |
| 535 #define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_GET(x) ((
(x) & 0x00002000) >> 13) |
| 536 #define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDDAC_SET(x) ((
(x) << 13) & 0x00002000) |
| 537 #define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_MSB
15 |
| 538 #define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_LSB
15 |
| 539 #define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_MASK
0x00008000 |
| 540 #define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_GET(x) ((
(x) & 0x00008000) >> 15) |
| 541 #define PHY_BB_ADDAC_PARALLEL_CONTROL_OFF_PWDADC_SET(x) ((
(x) << 15) & 0x00008000) |
| 542 #define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_MSB
28 |
| 543 #define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_LSB
28 |
| 544 #define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_MASK
0x10000000 |
| 545 #define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_GET(x) ((
(x) & 0x10000000) >> 28) |
| 546 #define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_DACLPMODE_SET(x) ((
(x) << 28) & 0x10000000) |
| 547 #define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_MSB
29 |
| 548 #define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_LSB
29 |
| 549 #define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_MASK
0x20000000 |
| 550 #define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_GET(x) ((
(x) & 0x20000000) >> 29) |
| 551 #define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDDAC_SET(x) ((
(x) << 29) & 0x20000000) |
| 552 #define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_MSB
31 |
| 553 #define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_LSB
31 |
| 554 #define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_MASK
0x80000000 |
| 555 #define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_GET(x) ((
(x) & 0x80000000) >> 31) |
| 556 #define PHY_BB_ADDAC_PARALLEL_CONTROL_ON_PWDADC_SET(x) ((
(x) << 31) & 0x80000000) |
| 557 |
| 558 /* macros for BB_xpa_timing_control */ |
| 559 #define PHY_BB_XPA_TIMING_CONTROL_ADDRESS
0x00009834 |
| 560 #define PHY_BB_XPA_TIMING_CONTROL_OFFSET
0x00009834 |
| 561 #define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_MSB
7 |
| 562 #define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_LSB
0 |
| 563 #define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_MASK
0x000000ff |
| 564 #define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_GET(x) (
((x) & 0x000000ff) >> 0) |
| 565 #define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAA_ON_SET(x) (
((x) << 0) & 0x000000ff) |
| 566 #define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_MSB
15 |
| 567 #define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_LSB
8 |
| 568 #define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_MASK
0x0000ff00 |
| 569 #define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 570 #define PHY_BB_XPA_TIMING_CONTROL_TX_FRAME_TO_XPAB_ON_SET(x) (
((x) << 8) & 0x0000ff00) |
| 571 #define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_MSB
23 |
| 572 #define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_LSB
16 |
| 573 #define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_MASK
0x00ff0000 |
| 574 #define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_GET(x) ((
(x) & 0x00ff0000) >> 16) |
| 575 #define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAA_OFF_SET(x) ((
(x) << 16) & 0x00ff0000) |
| 576 #define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_MSB
31 |
| 577 #define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_LSB
24 |
| 578 #define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_MASK
0xff000000 |
| 579 #define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_GET(x) ((
(x) & 0xff000000) >> 24) |
| 580 #define PHY_BB_XPA_TIMING_CONTROL_TX_END_TO_XPAB_OFF_SET(x) ((
(x) << 24) & 0xff000000) |
| 581 |
| 582 /* macros for BB_misc_pa_control */ |
| 583 #define PHY_BB_MISC_PA_CONTROL_ADDRESS
0x00009838 |
| 584 #define PHY_BB_MISC_PA_CONTROL_OFFSET
0x00009838 |
| 585 #define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_MSB
0 |
| 586 #define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_LSB
0 |
| 587 #define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_MASK
0x00000001 |
| 588 #define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_GET(x) (
((x) & 0x00000001) >> 0) |
| 589 #define PHY_BB_MISC_PA_CONTROL_XPAA_ACTIVE_HIGH_SET(x) (
((x) << 0) & 0x00000001) |
| 590 #define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_MSB
1 |
| 591 #define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_LSB
1 |
| 592 #define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_MASK
0x00000002 |
| 593 #define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_GET(x) (
((x) & 0x00000002) >> 1) |
| 594 #define PHY_BB_MISC_PA_CONTROL_XPAB_ACTIVE_HIGH_SET(x) (
((x) << 1) & 0x00000002) |
| 595 #define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_MSB
2 |
| 596 #define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_LSB
2 |
| 597 #define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_MASK
0x00000004 |
| 598 #define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_GET(x) (
((x) & 0x00000004) >> 2) |
| 599 #define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAA_SET(x) (
((x) << 2) & 0x00000004) |
| 600 #define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_MSB
3 |
| 601 #define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_LSB
3 |
| 602 #define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_MASK
0x00000008 |
| 603 #define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_GET(x) (
((x) & 0x00000008) >> 3) |
| 604 #define PHY_BB_MISC_PA_CONTROL_ENABLE_XPAB_SET(x) (
((x) << 3) & 0x00000008) |
| 605 |
| 606 /* macros for BB_tstdac_constant */ |
| 607 #define PHY_BB_TSTDAC_CONSTANT_ADDRESS
0x0000983c |
| 608 #define PHY_BB_TSTDAC_CONSTANT_OFFSET
0x0000983c |
| 609 #define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_MSB
10 |
| 610 #define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_LSB
0 |
| 611 #define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_MASK
0x000007ff |
| 612 #define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_GET(x) (
((x) & 0x000007ff) >> 0) |
| 613 #define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_I_SET(x) (
((x) << 0) & 0x000007ff) |
| 614 #define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_MSB
21 |
| 615 #define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_LSB
11 |
| 616 #define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_MASK
0x003ff800 |
| 617 #define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_GET(x) ((
(x) & 0x003ff800) >> 11) |
| 618 #define PHY_BB_TSTDAC_CONSTANT_CF_TSTDAC_CONSTANT_Q_SET(x) ((
(x) << 11) & 0x003ff800) |
| 619 |
| 620 /* macros for BB_find_signal_low */ |
| 621 #define PHY_BB_FIND_SIGNAL_LOW_ADDRESS
0x00009840 |
| 622 #define PHY_BB_FIND_SIGNAL_LOW_OFFSET
0x00009840 |
| 623 #define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_MSB
5 |
| 624 #define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_LSB
0 |
| 625 #define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_MASK
0x0000003f |
| 626 #define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_GET(x) (
((x) & 0x0000003f) >> 0) |
| 627 #define PHY_BB_FIND_SIGNAL_LOW_RELSTEP_LOW_SET(x) (
((x) << 0) & 0x0000003f) |
| 628 #define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_MSB
11 |
| 629 #define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_LSB
6 |
| 630 #define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_MASK
0x00000fc0 |
| 631 #define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 632 #define PHY_BB_FIND_SIGNAL_LOW_FIRSTEP_LOW_SET(x) (
((x) << 6) & 0x00000fc0) |
| 633 #define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_MSB
19 |
| 634 #define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_LSB
12 |
| 635 #define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_MASK
0x000ff000 |
| 636 #define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_GET(x) ((
(x) & 0x000ff000) >> 12) |
| 637 #define PHY_BB_FIND_SIGNAL_LOW_FIRPWR_LOW_SET(x) ((
(x) << 12) & 0x000ff000) |
| 638 #define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_MSB
23 |
| 639 #define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_LSB
20 |
| 640 #define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_MASK
0x00f00000 |
| 641 #define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_GET(x) ((
(x) & 0x00f00000) >> 20) |
| 642 #define PHY_BB_FIND_SIGNAL_LOW_YCOK_MAX_LOW_SET(x) ((
(x) << 20) & 0x00f00000) |
| 643 #define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_MSB
30 |
| 644 #define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_LSB
24 |
| 645 #define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_MASK
0x7f000000 |
| 646 #define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_GET(x) ((
(x) & 0x7f000000) >> 24) |
| 647 #define PHY_BB_FIND_SIGNAL_LOW_LONG_SC_THRESH_SET(x) ((
(x) << 24) & 0x7f000000) |
| 648 |
| 649 /* macros for BB_settling_time */ |
| 650 #define PHY_BB_SETTLING_TIME_ADDRESS
0x00009844 |
| 651 #define PHY_BB_SETTLING_TIME_OFFSET
0x00009844 |
| 652 #define PHY_BB_SETTLING_TIME_AGC_SETTLING_MSB
6 |
| 653 #define PHY_BB_SETTLING_TIME_AGC_SETTLING_LSB
0 |
| 654 #define PHY_BB_SETTLING_TIME_AGC_SETTLING_MASK
0x0000007f |
| 655 #define PHY_BB_SETTLING_TIME_AGC_SETTLING_GET(x) (
((x) & 0x0000007f) >> 0) |
| 656 #define PHY_BB_SETTLING_TIME_AGC_SETTLING_SET(x) (
((x) << 0) & 0x0000007f) |
| 657 #define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_MSB
13 |
| 658 #define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_LSB
7 |
| 659 #define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_MASK
0x00003f80 |
| 660 #define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_GET(x) (
((x) & 0x00003f80) >> 7) |
| 661 #define PHY_BB_SETTLING_TIME_SWITCH_SETTLING_SET(x) (
((x) << 7) & 0x00003f80) |
| 662 #define PHY_BB_SETTLING_TIME_ADCSAT_THRL_MSB
19 |
| 663 #define PHY_BB_SETTLING_TIME_ADCSAT_THRL_LSB
14 |
| 664 #define PHY_BB_SETTLING_TIME_ADCSAT_THRL_MASK
0x000fc000 |
| 665 #define PHY_BB_SETTLING_TIME_ADCSAT_THRL_GET(x) ((
(x) & 0x000fc000) >> 14) |
| 666 #define PHY_BB_SETTLING_TIME_ADCSAT_THRL_SET(x) ((
(x) << 14) & 0x000fc000) |
| 667 #define PHY_BB_SETTLING_TIME_ADCSAT_THRH_MSB
25 |
| 668 #define PHY_BB_SETTLING_TIME_ADCSAT_THRH_LSB
20 |
| 669 #define PHY_BB_SETTLING_TIME_ADCSAT_THRH_MASK
0x03f00000 |
| 670 #define PHY_BB_SETTLING_TIME_ADCSAT_THRH_GET(x) ((
(x) & 0x03f00000) >> 20) |
| 671 #define PHY_BB_SETTLING_TIME_ADCSAT_THRH_SET(x) ((
(x) << 20) & 0x03f00000) |
| 672 #define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_MSB
29 |
| 673 #define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_LSB
26 |
| 674 #define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_MASK
0x3c000000 |
| 675 #define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_GET(x) ((
(x) & 0x3c000000) >> 26) |
| 676 #define PHY_BB_SETTLING_TIME_LBRESET_ADVANCE_SET(x) ((
(x) << 26) & 0x3c000000) |
| 677 |
| 678 /* macros for BB_gain_force_max_gains_b0 */ |
| 679 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_ADDRESS
0x00009848 |
| 680 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_OFFSET
0x00009848 |
| 681 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_MSB
13 |
| 682 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_LSB
7 |
| 683 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_MASK
0x00003f80 |
| 684 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_GET(x) (
((x) & 0x00003f80) >> 7) |
| 685 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN1_HYST_MARGIN_0_SET(x) (
((x) << 7) & 0x00003f80) |
| 686 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_MSB
20 |
| 687 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_LSB
14 |
| 688 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_MASK
0x001fc000 |
| 689 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_GET(x) ((
(x) & 0x001fc000) >> 14) |
| 690 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_XATTEN2_HYST_MARGIN_0_SET(x) ((
(x) << 14) & 0x001fc000) |
| 691 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_GAIN_FORCE_MSB
21 |
| 692 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_GAIN_FORCE_LSB
21 |
| 693 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_GAIN_FORCE_MASK
0x00200000 |
| 694 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_GAIN_FORCE_GET(x) ((
(x) & 0x00200000) >> 21) |
| 695 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_GAIN_FORCE_SET(x) ((
(x) << 21) & 0x00200000) |
| 696 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_ENABLE_SHARED_RX_MSB
31 |
| 697 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_ENABLE_SHARED_RX_LSB
31 |
| 698 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_ENABLE_SHARED_RX_MASK
0x80000000 |
| 699 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_ENABLE_SHARED_RX_GET(x) ((
(x) & 0x80000000) >> 31) |
| 700 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B0_ENABLE_SHARED_RX_SET(x) ((
(x) << 31) & 0x80000000) |
| 701 |
| 702 /* macros for BB_gains_min_offsets_b0 */ |
| 703 #define PHY_BB_GAINS_MIN_OFFSETS_B0_ADDRESS
0x0000984c |
| 704 #define PHY_BB_GAINS_MIN_OFFSETS_B0_OFFSET
0x0000984c |
| 705 #define PHY_BB_GAINS_MIN_OFFSETS_B0_OFFSETC1_MSB
6 |
| 706 #define PHY_BB_GAINS_MIN_OFFSETS_B0_OFFSETC1_LSB
0 |
| 707 #define PHY_BB_GAINS_MIN_OFFSETS_B0_OFFSETC1_MASK
0x0000007f |
| 708 #define PHY_BB_GAINS_MIN_OFFSETS_B0_OFFSETC1_GET(x) (
((x) & 0x0000007f) >> 0) |
| 709 #define PHY_BB_GAINS_MIN_OFFSETS_B0_OFFSETC1_SET(x) (
((x) << 0) & 0x0000007f) |
| 710 #define PHY_BB_GAINS_MIN_OFFSETS_B0_OFFSETC2_MSB
11 |
| 711 #define PHY_BB_GAINS_MIN_OFFSETS_B0_OFFSETC2_LSB
7 |
| 712 #define PHY_BB_GAINS_MIN_OFFSETS_B0_OFFSETC2_MASK
0x00000f80 |
| 713 #define PHY_BB_GAINS_MIN_OFFSETS_B0_OFFSETC2_GET(x) (
((x) & 0x00000f80) >> 7) |
| 714 #define PHY_BB_GAINS_MIN_OFFSETS_B0_OFFSETC2_SET(x) (
((x) << 7) & 0x00000f80) |
| 715 #define PHY_BB_GAINS_MIN_OFFSETS_B0_OFFSETC3_MSB
16 |
| 716 #define PHY_BB_GAINS_MIN_OFFSETS_B0_OFFSETC3_LSB
12 |
| 717 #define PHY_BB_GAINS_MIN_OFFSETS_B0_OFFSETC3_MASK
0x0001f000 |
| 718 #define PHY_BB_GAINS_MIN_OFFSETS_B0_OFFSETC3_GET(x) ((
(x) & 0x0001f000) >> 12) |
| 719 #define PHY_BB_GAINS_MIN_OFFSETS_B0_OFFSETC3_SET(x) ((
(x) << 12) & 0x0001f000) |
| 720 #define PHY_BB_GAINS_MIN_OFFSETS_B0_RF_GAIN_F_0_MSB
24 |
| 721 #define PHY_BB_GAINS_MIN_OFFSETS_B0_RF_GAIN_F_0_LSB
17 |
| 722 #define PHY_BB_GAINS_MIN_OFFSETS_B0_RF_GAIN_F_0_MASK
0x01fe0000 |
| 723 #define PHY_BB_GAINS_MIN_OFFSETS_B0_RF_GAIN_F_0_GET(x) ((
(x) & 0x01fe0000) >> 17) |
| 724 #define PHY_BB_GAINS_MIN_OFFSETS_B0_RF_GAIN_F_0_SET(x) ((
(x) << 17) & 0x01fe0000) |
| 725 #define PHY_BB_GAINS_MIN_OFFSETS_B0_XATTEN1_SW_F_0_MSB
25 |
| 726 #define PHY_BB_GAINS_MIN_OFFSETS_B0_XATTEN1_SW_F_0_LSB
25 |
| 727 #define PHY_BB_GAINS_MIN_OFFSETS_B0_XATTEN1_SW_F_0_MASK
0x02000000 |
| 728 #define PHY_BB_GAINS_MIN_OFFSETS_B0_XATTEN1_SW_F_0_GET(x) ((
(x) & 0x02000000) >> 25) |
| 729 #define PHY_BB_GAINS_MIN_OFFSETS_B0_XATTEN1_SW_F_0_SET(x) ((
(x) << 25) & 0x02000000) |
| 730 #define PHY_BB_GAINS_MIN_OFFSETS_B0_XATTEN2_SW_F_0_MSB
26 |
| 731 #define PHY_BB_GAINS_MIN_OFFSETS_B0_XATTEN2_SW_F_0_LSB
26 |
| 732 #define PHY_BB_GAINS_MIN_OFFSETS_B0_XATTEN2_SW_F_0_MASK
0x04000000 |
| 733 #define PHY_BB_GAINS_MIN_OFFSETS_B0_XATTEN2_SW_F_0_GET(x) ((
(x) & 0x04000000) >> 26) |
| 734 #define PHY_BB_GAINS_MIN_OFFSETS_B0_XATTEN2_SW_F_0_SET(x) ((
(x) << 26) & 0x04000000) |
| 735 |
| 736 /* macros for BB_desired_sigsize */ |
| 737 #define PHY_BB_DESIRED_SIGSIZE_ADDRESS
0x00009850 |
| 738 #define PHY_BB_DESIRED_SIGSIZE_OFFSET
0x00009850 |
| 739 #define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_MSB
7 |
| 740 #define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_LSB
0 |
| 741 #define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_MASK
0x000000ff |
| 742 #define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_GET(x) (
((x) & 0x000000ff) >> 0) |
| 743 #define PHY_BB_DESIRED_SIGSIZE_ADC_DESIRED_SIZE_SET(x) (
((x) << 0) & 0x000000ff) |
| 744 #define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_MSB
27 |
| 745 #define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_LSB
20 |
| 746 #define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_MASK
0x0ff00000 |
| 747 #define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_GET(x) ((
(x) & 0x0ff00000) >> 20) |
| 748 #define PHY_BB_DESIRED_SIGSIZE_TOTAL_DESIRED_SET(x) ((
(x) << 20) & 0x0ff00000) |
| 749 #define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_MSB
29 |
| 750 #define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_LSB
28 |
| 751 #define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_MASK
0x30000000 |
| 752 #define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_GET(x) ((
(x) & 0x30000000) >> 28) |
| 753 #define PHY_BB_DESIRED_SIGSIZE_INIT_GC_COUNT_MAX_SET(x) ((
(x) << 28) & 0x30000000) |
| 754 #define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_MSB
30 |
| 755 #define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_LSB
30 |
| 756 #define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_MASK
0x40000000 |
| 757 #define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_GET(x) ((
(x) & 0x40000000) >> 30) |
| 758 #define PHY_BB_DESIRED_SIGSIZE_REDUCE_INIT_GC_COUNT_SET(x) ((
(x) << 30) & 0x40000000) |
| 759 #define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_MSB
31 |
| 760 #define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_LSB
31 |
| 761 #define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_MASK
0x80000000 |
| 762 #define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_GET(x) ((
(x) & 0x80000000) >> 31) |
| 763 #define PHY_BB_DESIRED_SIGSIZE_ENA_INIT_GAIN_SET(x) ((
(x) << 31) & 0x80000000) |
| 764 |
| 765 /* macros for BB_timing_control_3a */ |
| 766 #define PHY_BB_TIMING_CONTROL_3A_ADDRESS
0x00009854 |
| 767 #define PHY_BB_TIMING_CONTROL_3A_OFFSET
0x00009854 |
| 768 #define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_MSB
6 |
| 769 #define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_LSB
0 |
| 770 #define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_MASK
0x0000007f |
| 771 #define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_GET(x) (
((x) & 0x0000007f) >> 0) |
| 772 #define PHY_BB_TIMING_CONTROL_3A_STE_THR_HI_RSSI_SET(x) (
((x) << 0) & 0x0000007f) |
| 773 |
| 774 /* macros for BB_find_signal */ |
| 775 #define PHY_BB_FIND_SIGNAL_ADDRESS
0x00009858 |
| 776 #define PHY_BB_FIND_SIGNAL_OFFSET
0x00009858 |
| 777 #define PHY_BB_FIND_SIGNAL_RELSTEP_MSB
5 |
| 778 #define PHY_BB_FIND_SIGNAL_RELSTEP_LSB
0 |
| 779 #define PHY_BB_FIND_SIGNAL_RELSTEP_MASK
0x0000003f |
| 780 #define PHY_BB_FIND_SIGNAL_RELSTEP_GET(x) (
((x) & 0x0000003f) >> 0) |
| 781 #define PHY_BB_FIND_SIGNAL_RELSTEP_SET(x) (
((x) << 0) & 0x0000003f) |
| 782 #define PHY_BB_FIND_SIGNAL_RELPWR_MSB
11 |
| 783 #define PHY_BB_FIND_SIGNAL_RELPWR_LSB
6 |
| 784 #define PHY_BB_FIND_SIGNAL_RELPWR_MASK
0x00000fc0 |
| 785 #define PHY_BB_FIND_SIGNAL_RELPWR_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 786 #define PHY_BB_FIND_SIGNAL_RELPWR_SET(x) (
((x) << 6) & 0x00000fc0) |
| 787 #define PHY_BB_FIND_SIGNAL_FIRSTEP_MSB
17 |
| 788 #define PHY_BB_FIND_SIGNAL_FIRSTEP_LSB
12 |
| 789 #define PHY_BB_FIND_SIGNAL_FIRSTEP_MASK
0x0003f000 |
| 790 #define PHY_BB_FIND_SIGNAL_FIRSTEP_GET(x) ((
(x) & 0x0003f000) >> 12) |
| 791 #define PHY_BB_FIND_SIGNAL_FIRSTEP_SET(x) ((
(x) << 12) & 0x0003f000) |
| 792 #define PHY_BB_FIND_SIGNAL_FIRPWR_MSB
25 |
| 793 #define PHY_BB_FIND_SIGNAL_FIRPWR_LSB
18 |
| 794 #define PHY_BB_FIND_SIGNAL_FIRPWR_MASK
0x03fc0000 |
| 795 #define PHY_BB_FIND_SIGNAL_FIRPWR_GET(x) ((
(x) & 0x03fc0000) >> 18) |
| 796 #define PHY_BB_FIND_SIGNAL_FIRPWR_SET(x) ((
(x) << 18) & 0x03fc0000) |
| 797 #define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_MSB
31 |
| 798 #define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_LSB
26 |
| 799 #define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_MASK
0xfc000000 |
| 800 #define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_GET(x) ((
(x) & 0xfc000000) >> 26) |
| 801 #define PHY_BB_FIND_SIGNAL_M1COUNT_MAX_SET(x) ((
(x) << 26) & 0xfc000000) |
| 802 |
| 803 /* macros for BB_agc */ |
| 804 #define PHY_BB_AGC_ADDRESS
0x0000985c |
| 805 #define PHY_BB_AGC_OFFSET
0x0000985c |
| 806 #define PHY_BB_AGC_COARSEPWR_CONST_MSB
6 |
| 807 #define PHY_BB_AGC_COARSEPWR_CONST_LSB
0 |
| 808 #define PHY_BB_AGC_COARSEPWR_CONST_MASK
0x0000007f |
| 809 #define PHY_BB_AGC_COARSEPWR_CONST_GET(x) (
((x) & 0x0000007f) >> 0) |
| 810 #define PHY_BB_AGC_COARSEPWR_CONST_SET(x) (
((x) << 0) & 0x0000007f) |
| 811 #define PHY_BB_AGC_COARSE_LOW_MSB
14 |
| 812 #define PHY_BB_AGC_COARSE_LOW_LSB
7 |
| 813 #define PHY_BB_AGC_COARSE_LOW_MASK
0x00007f80 |
| 814 #define PHY_BB_AGC_COARSE_LOW_GET(x) (
((x) & 0x00007f80) >> 7) |
| 815 #define PHY_BB_AGC_COARSE_LOW_SET(x) (
((x) << 7) & 0x00007f80) |
| 816 #define PHY_BB_AGC_COARSE_HIGH_MSB
21 |
| 817 #define PHY_BB_AGC_COARSE_HIGH_LSB
15 |
| 818 #define PHY_BB_AGC_COARSE_HIGH_MASK
0x003f8000 |
| 819 #define PHY_BB_AGC_COARSE_HIGH_GET(x) ((
(x) & 0x003f8000) >> 15) |
| 820 #define PHY_BB_AGC_COARSE_HIGH_SET(x) ((
(x) << 15) & 0x003f8000) |
| 821 #define PHY_BB_AGC_QUICK_DROP_MSB
29 |
| 822 #define PHY_BB_AGC_QUICK_DROP_LSB
22 |
| 823 #define PHY_BB_AGC_QUICK_DROP_MASK
0x3fc00000 |
| 824 #define PHY_BB_AGC_QUICK_DROP_GET(x) ((
(x) & 0x3fc00000) >> 22) |
| 825 #define PHY_BB_AGC_QUICK_DROP_SET(x) ((
(x) << 22) & 0x3fc00000) |
| 826 #define PHY_BB_AGC_RSSI_OUT_SELECT_MSB
31 |
| 827 #define PHY_BB_AGC_RSSI_OUT_SELECT_LSB
30 |
| 828 #define PHY_BB_AGC_RSSI_OUT_SELECT_MASK
0xc0000000 |
| 829 #define PHY_BB_AGC_RSSI_OUT_SELECT_GET(x) ((
(x) & 0xc0000000) >> 30) |
| 830 #define PHY_BB_AGC_RSSI_OUT_SELECT_SET(x) ((
(x) << 30) & 0xc0000000) |
| 831 |
| 832 /* macros for BB_agc_control */ |
| 833 #define PHY_BB_AGC_CONTROL_ADDRESS
0x00009860 |
| 834 #define PHY_BB_AGC_CONTROL_OFFSET
0x00009860 |
| 835 #define PHY_BB_AGC_CONTROL_DO_CALIBRATE_MSB
0 |
| 836 #define PHY_BB_AGC_CONTROL_DO_CALIBRATE_LSB
0 |
| 837 #define PHY_BB_AGC_CONTROL_DO_CALIBRATE_MASK
0x00000001 |
| 838 #define PHY_BB_AGC_CONTROL_DO_CALIBRATE_GET(x) (
((x) & 0x00000001) >> 0) |
| 839 #define PHY_BB_AGC_CONTROL_DO_CALIBRATE_SET(x) (
((x) << 0) & 0x00000001) |
| 840 #define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_MSB
1 |
| 841 #define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_LSB
1 |
| 842 #define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_MASK
0x00000002 |
| 843 #define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_GET(x) (
((x) & 0x00000002) >> 1) |
| 844 #define PHY_BB_AGC_CONTROL_DO_NOISEFLOOR_SET(x) (
((x) << 1) & 0x00000002) |
| 845 #define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_MSB
5 |
| 846 #define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_LSB
3 |
| 847 #define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_MASK
0x00000038 |
| 848 #define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_GET(x) (
((x) & 0x00000038) >> 3) |
| 849 #define PHY_BB_AGC_CONTROL_MIN_NUM_GAIN_CHANGE_SET(x) (
((x) << 3) & 0x00000038) |
| 850 #define PHY_BB_AGC_CONTROL_YCOK_MAX_MSB
9 |
| 851 #define PHY_BB_AGC_CONTROL_YCOK_MAX_LSB
6 |
| 852 #define PHY_BB_AGC_CONTROL_YCOK_MAX_MASK
0x000003c0 |
| 853 #define PHY_BB_AGC_CONTROL_YCOK_MAX_GET(x) (
((x) & 0x000003c0) >> 6) |
| 854 #define PHY_BB_AGC_CONTROL_YCOK_MAX_SET(x) (
((x) << 6) & 0x000003c0) |
| 855 #define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_MSB
10 |
| 856 #define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_LSB
10 |
| 857 #define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_MASK
0x00000400 |
| 858 #define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_GET(x) ((
(x) & 0x00000400) >> 10) |
| 859 #define PHY_BB_AGC_CONTROL_LEAKY_BUCKET_ENABLE_SET(x) ((
(x) << 10) & 0x00000400) |
| 860 #define PHY_BB_AGC_CONTROL_CAL_ENABLE_MSB
11 |
| 861 #define PHY_BB_AGC_CONTROL_CAL_ENABLE_LSB
11 |
| 862 #define PHY_BB_AGC_CONTROL_CAL_ENABLE_MASK
0x00000800 |
| 863 #define PHY_BB_AGC_CONTROL_CAL_ENABLE_GET(x) ((
(x) & 0x00000800) >> 11) |
| 864 #define PHY_BB_AGC_CONTROL_CAL_ENABLE_SET(x) ((
(x) << 11) & 0x00000800) |
| 865 #define PHY_BB_AGC_CONTROL_USE_TABLE_SEED_MSB
12 |
| 866 #define PHY_BB_AGC_CONTROL_USE_TABLE_SEED_LSB
12 |
| 867 #define PHY_BB_AGC_CONTROL_USE_TABLE_SEED_MASK
0x00001000 |
| 868 #define PHY_BB_AGC_CONTROL_USE_TABLE_SEED_GET(x) ((
(x) & 0x00001000) >> 12) |
| 869 #define PHY_BB_AGC_CONTROL_USE_TABLE_SEED_SET(x) ((
(x) << 12) & 0x00001000) |
| 870 #define PHY_BB_AGC_CONTROL_AGC_UPDATE_TABLE_SEED_MSB
13 |
| 871 #define PHY_BB_AGC_CONTROL_AGC_UPDATE_TABLE_SEED_LSB
13 |
| 872 #define PHY_BB_AGC_CONTROL_AGC_UPDATE_TABLE_SEED_MASK
0x00002000 |
| 873 #define PHY_BB_AGC_CONTROL_AGC_UPDATE_TABLE_SEED_GET(x) ((
(x) & 0x00002000) >> 13) |
| 874 #define PHY_BB_AGC_CONTROL_AGC_UPDATE_TABLE_SEED_SET(x) ((
(x) << 13) & 0x00002000) |
| 875 #define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_MSB
15 |
| 876 #define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_LSB
15 |
| 877 #define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_MASK
0x00008000 |
| 878 #define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_GET(x) ((
(x) & 0x00008000) >> 15) |
| 879 #define PHY_BB_AGC_CONTROL_ENABLE_NOISEFLOOR_SET(x) ((
(x) << 15) & 0x00008000) |
| 880 #define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_MSB
16 |
| 881 #define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_LSB
16 |
| 882 #define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_MASK
0x00010000 |
| 883 #define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_GET(x) ((
(x) & 0x00010000) >> 16) |
| 884 #define PHY_BB_AGC_CONTROL_ENABLE_FLTR_CAL_SET(x) ((
(x) << 16) & 0x00010000) |
| 885 #define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_MSB
17 |
| 886 #define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_LSB
17 |
| 887 #define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_MASK
0x00020000 |
| 888 #define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_GET(x) ((
(x) & 0x00020000) >> 17) |
| 889 #define PHY_BB_AGC_CONTROL_NO_UPDATE_NOISEFLOOR_SET(x) ((
(x) << 17) & 0x00020000) |
| 890 #define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_MSB
18 |
| 891 #define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_LSB
18 |
| 892 #define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_MASK
0x00040000 |
| 893 #define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_GET(x) ((
(x) & 0x00040000) >> 18) |
| 894 #define PHY_BB_AGC_CONTROL_EXTEND_NF_PWR_MEAS_SET(x) ((
(x) << 18) & 0x00040000) |
| 895 #define PHY_BB_AGC_CONTROL_CLC_SUCCESS_MSB
19 |
| 896 #define PHY_BB_AGC_CONTROL_CLC_SUCCESS_LSB
19 |
| 897 #define PHY_BB_AGC_CONTROL_CLC_SUCCESS_MASK
0x00080000 |
| 898 #define PHY_BB_AGC_CONTROL_CLC_SUCCESS_GET(x) ((
(x) & 0x00080000) >> 19) |
| 899 #define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_MSB
20 |
| 900 #define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_LSB
20 |
| 901 #define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_MASK
0x00100000 |
| 902 #define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_GET(x) ((
(x) & 0x00100000) >> 20) |
| 903 #define PHY_BB_AGC_CONTROL_ENABLE_PKDET_CAL_SET(x) ((
(x) << 20) & 0x00100000) |
| 904 |
| 905 /* macros for BB_cca_b0 */ |
| 906 #define PHY_BB_CCA_B0_ADDRESS
0x00009864 |
| 907 #define PHY_BB_CCA_B0_OFFSET
0x00009864 |
| 908 #define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_MSB
8 |
| 909 #define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_LSB
0 |
| 910 #define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_MASK
0x000001ff |
| 911 #define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_GET(x) (
((x) & 0x000001ff) >> 0) |
| 912 #define PHY_BB_CCA_B0_CF_MAXCCAPWR_0_SET(x) (
((x) << 0) & 0x000001ff) |
| 913 #define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_MSB
11 |
| 914 #define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_LSB
9 |
| 915 #define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_MASK
0x00000e00 |
| 916 #define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_GET(x) (
((x) & 0x00000e00) >> 9) |
| 917 #define PHY_BB_CCA_B0_CF_CCA_COUNT_MAXC_SET(x) (
((x) << 9) & 0x00000e00) |
| 918 #define PHY_BB_CCA_B0_CF_THRESH62_MSB
19 |
| 919 #define PHY_BB_CCA_B0_CF_THRESH62_LSB
12 |
| 920 #define PHY_BB_CCA_B0_CF_THRESH62_MASK
0x000ff000 |
| 921 #define PHY_BB_CCA_B0_CF_THRESH62_GET(x) ((
(x) & 0x000ff000) >> 12) |
| 922 #define PHY_BB_CCA_B0_CF_THRESH62_SET(x) ((
(x) << 12) & 0x000ff000) |
| 923 #define PHY_BB_CCA_B0_MINCCAPWR_0_MSB
28 |
| 924 #define PHY_BB_CCA_B0_MINCCAPWR_0_LSB
20 |
| 925 #define PHY_BB_CCA_B0_MINCCAPWR_0_MASK
0x1ff00000 |
| 926 #define PHY_BB_CCA_B0_MINCCAPWR_0_GET(x) ((
(x) & 0x1ff00000) >> 20) |
| 927 |
| 928 /* macros for BB_sfcorr */ |
| 929 #define PHY_BB_SFCORR_ADDRESS
0x00009868 |
| 930 #define PHY_BB_SFCORR_OFFSET
0x00009868 |
| 931 #define PHY_BB_SFCORR_M2COUNT_THR_MSB
4 |
| 932 #define PHY_BB_SFCORR_M2COUNT_THR_LSB
0 |
| 933 #define PHY_BB_SFCORR_M2COUNT_THR_MASK
0x0000001f |
| 934 #define PHY_BB_SFCORR_M2COUNT_THR_GET(x) (
((x) & 0x0000001f) >> 0) |
| 935 #define PHY_BB_SFCORR_M2COUNT_THR_SET(x) (
((x) << 0) & 0x0000001f) |
| 936 #define PHY_BB_SFCORR_ADCSAT_THRESH_MSB
10 |
| 937 #define PHY_BB_SFCORR_ADCSAT_THRESH_LSB
5 |
| 938 #define PHY_BB_SFCORR_ADCSAT_THRESH_MASK
0x000007e0 |
| 939 #define PHY_BB_SFCORR_ADCSAT_THRESH_GET(x) (
((x) & 0x000007e0) >> 5) |
| 940 #define PHY_BB_SFCORR_ADCSAT_THRESH_SET(x) (
((x) << 5) & 0x000007e0) |
| 941 #define PHY_BB_SFCORR_ADCSAT_ICOUNT_MSB
16 |
| 942 #define PHY_BB_SFCORR_ADCSAT_ICOUNT_LSB
11 |
| 943 #define PHY_BB_SFCORR_ADCSAT_ICOUNT_MASK
0x0001f800 |
| 944 #define PHY_BB_SFCORR_ADCSAT_ICOUNT_GET(x) ((
(x) & 0x0001f800) >> 11) |
| 945 #define PHY_BB_SFCORR_ADCSAT_ICOUNT_SET(x) ((
(x) << 11) & 0x0001f800) |
| 946 #define PHY_BB_SFCORR_M1_THRES_MSB
23 |
| 947 #define PHY_BB_SFCORR_M1_THRES_LSB
17 |
| 948 #define PHY_BB_SFCORR_M1_THRES_MASK
0x00fe0000 |
| 949 #define PHY_BB_SFCORR_M1_THRES_GET(x) ((
(x) & 0x00fe0000) >> 17) |
| 950 #define PHY_BB_SFCORR_M1_THRES_SET(x) ((
(x) << 17) & 0x00fe0000) |
| 951 #define PHY_BB_SFCORR_M2_THRES_MSB
30 |
| 952 #define PHY_BB_SFCORR_M2_THRES_LSB
24 |
| 953 #define PHY_BB_SFCORR_M2_THRES_MASK
0x7f000000 |
| 954 #define PHY_BB_SFCORR_M2_THRES_GET(x) ((
(x) & 0x7f000000) >> 24) |
| 955 #define PHY_BB_SFCORR_M2_THRES_SET(x) ((
(x) << 24) & 0x7f000000) |
| 956 |
| 957 /* macros for BB_self_corr_low */ |
| 958 #define PHY_BB_SELF_CORR_LOW_ADDRESS
0x0000986c |
| 959 #define PHY_BB_SELF_CORR_LOW_OFFSET
0x0000986c |
| 960 #define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_MSB
0 |
| 961 #define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_LSB
0 |
| 962 #define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_MASK
0x00000001 |
| 963 #define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_GET(x) (
((x) & 0x00000001) >> 0) |
| 964 #define PHY_BB_SELF_CORR_LOW_USE_SELF_CORR_LOW_SET(x) (
((x) << 0) & 0x00000001) |
| 965 #define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_MSB
7 |
| 966 #define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_LSB
1 |
| 967 #define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_MASK
0x000000fe |
| 968 #define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_GET(x) (
((x) & 0x000000fe) >> 1) |
| 969 #define PHY_BB_SELF_CORR_LOW_M1COUNT_MAX_LOW_SET(x) (
((x) << 1) & 0x000000fe) |
| 970 #define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_MSB
13 |
| 971 #define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_LSB
8 |
| 972 #define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_MASK
0x00003f00 |
| 973 #define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_GET(x) (
((x) & 0x00003f00) >> 8) |
| 974 #define PHY_BB_SELF_CORR_LOW_M2COUNT_THR_LOW_SET(x) (
((x) << 8) & 0x00003f00) |
| 975 #define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_MSB
20 |
| 976 #define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_LSB
14 |
| 977 #define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_MASK
0x001fc000 |
| 978 #define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_GET(x) ((
(x) & 0x001fc000) >> 14) |
| 979 #define PHY_BB_SELF_CORR_LOW_M1_THRESH_LOW_SET(x) ((
(x) << 14) & 0x001fc000) |
| 980 #define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_MSB
27 |
| 981 #define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_LSB
21 |
| 982 #define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_MASK
0x0fe00000 |
| 983 #define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_GET(x) ((
(x) & 0x0fe00000) >> 21) |
| 984 #define PHY_BB_SELF_CORR_LOW_M2_THRESH_LOW_SET(x) ((
(x) << 21) & 0x0fe00000) |
| 985 |
| 986 /* macros for BB_synth_control */ |
| 987 #define PHY_BB_SYNTH_CONTROL_ADDRESS
0x00009874 |
| 988 #define PHY_BB_SYNTH_CONTROL_OFFSET
0x00009874 |
| 989 #define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_MSB
16 |
| 990 #define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_LSB
0 |
| 991 #define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_MASK
0x0001ffff |
| 992 #define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_GET(x) (
((x) & 0x0001ffff) >> 0) |
| 993 #define PHY_BB_SYNTH_CONTROL_RFCHANFRAC_SET(x) (
((x) << 0) & 0x0001ffff) |
| 994 #define PHY_BB_SYNTH_CONTROL_RFCHANNEL_MSB
25 |
| 995 #define PHY_BB_SYNTH_CONTROL_RFCHANNEL_LSB
17 |
| 996 #define PHY_BB_SYNTH_CONTROL_RFCHANNEL_MASK
0x03fe0000 |
| 997 #define PHY_BB_SYNTH_CONTROL_RFCHANNEL_GET(x) ((
(x) & 0x03fe0000) >> 17) |
| 998 #define PHY_BB_SYNTH_CONTROL_RFCHANNEL_SET(x) ((
(x) << 17) & 0x03fe0000) |
| 999 #define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_MSB
27 |
| 1000 #define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_LSB
26 |
| 1001 #define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_MASK
0x0c000000 |
| 1002 #define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_GET(x) ((
(x) & 0x0c000000) >> 26) |
| 1003 #define PHY_BB_SYNTH_CONTROL_RFAMODEREFSEL_SET(x) ((
(x) << 26) & 0x0c000000) |
| 1004 #define PHY_BB_SYNTH_CONTROL_RFFRACMODE_MSB
28 |
| 1005 #define PHY_BB_SYNTH_CONTROL_RFFRACMODE_LSB
28 |
| 1006 #define PHY_BB_SYNTH_CONTROL_RFFRACMODE_MASK
0x10000000 |
| 1007 #define PHY_BB_SYNTH_CONTROL_RFFRACMODE_GET(x) ((
(x) & 0x10000000) >> 28) |
| 1008 #define PHY_BB_SYNTH_CONTROL_RFFRACMODE_SET(x) ((
(x) << 28) & 0x10000000) |
| 1009 #define PHY_BB_SYNTH_CONTROL_RFBMODE_MSB
29 |
| 1010 #define PHY_BB_SYNTH_CONTROL_RFBMODE_LSB
29 |
| 1011 #define PHY_BB_SYNTH_CONTROL_RFBMODE_MASK
0x20000000 |
| 1012 #define PHY_BB_SYNTH_CONTROL_RFBMODE_GET(x) ((
(x) & 0x20000000) >> 29) |
| 1013 #define PHY_BB_SYNTH_CONTROL_RFBMODE_SET(x) ((
(x) << 29) & 0x20000000) |
| 1014 #define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_MSB
30 |
| 1015 #define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_LSB
30 |
| 1016 #define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_MASK
0x40000000 |
| 1017 #define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_GET(x) ((
(x) & 0x40000000) >> 30) |
| 1018 #define PHY_BB_SYNTH_CONTROL_RFSYNTH_CTRL_SSHIFT_SET(x) ((
(x) << 30) & 0x40000000) |
| 1019 |
| 1020 /* macros for BB_addac_clk_select */ |
| 1021 #define PHY_BB_ADDAC_CLK_SELECT_ADDRESS
0x00009878 |
| 1022 #define PHY_BB_ADDAC_CLK_SELECT_OFFSET
0x00009878 |
| 1023 #define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_MSB
3 |
| 1024 #define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_LSB
2 |
| 1025 #define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_MASK
0x0000000c |
| 1026 #define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_GET(x) (
((x) & 0x0000000c) >> 2) |
| 1027 #define PHY_BB_ADDAC_CLK_SELECT_BB_DAC_CLK_SELECT_SET(x) (
((x) << 2) & 0x0000000c) |
| 1028 #define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_MSB
5 |
| 1029 #define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_LSB
4 |
| 1030 #define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_MASK
0x00000030 |
| 1031 #define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_GET(x) (
((x) & 0x00000030) >> 4) |
| 1032 #define PHY_BB_ADDAC_CLK_SELECT_BB_ADC_CLK_SELECT_SET(x) (
((x) << 4) & 0x00000030) |
| 1033 |
| 1034 /* macros for BB_pll_cntl */ |
| 1035 #define PHY_BB_PLL_CNTL_ADDRESS
0x0000987c |
| 1036 #define PHY_BB_PLL_CNTL_OFFSET
0x0000987c |
| 1037 #define PHY_BB_PLL_CNTL_BB_PLL_DIV_MSB
9 |
| 1038 #define PHY_BB_PLL_CNTL_BB_PLL_DIV_LSB
0 |
| 1039 #define PHY_BB_PLL_CNTL_BB_PLL_DIV_MASK
0x000003ff |
| 1040 #define PHY_BB_PLL_CNTL_BB_PLL_DIV_GET(x) (
((x) & 0x000003ff) >> 0) |
| 1041 #define PHY_BB_PLL_CNTL_BB_PLL_DIV_SET(x) (
((x) << 0) & 0x000003ff) |
| 1042 #define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_MSB
13 |
| 1043 #define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_LSB
10 |
| 1044 #define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_MASK
0x00003c00 |
| 1045 #define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_GET(x) ((
(x) & 0x00003c00) >> 10) |
| 1046 #define PHY_BB_PLL_CNTL_BB_PLL_REFDIV_SET(x) ((
(x) << 10) & 0x00003c00) |
| 1047 #define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_MSB
15 |
| 1048 #define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_LSB
14 |
| 1049 #define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_MASK
0x0000c000 |
| 1050 #define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_GET(x) ((
(x) & 0x0000c000) >> 14) |
| 1051 #define PHY_BB_PLL_CNTL_BB_PLL_CLK_SEL_SET(x) ((
(x) << 14) & 0x0000c000) |
| 1052 #define PHY_BB_PLL_CNTL_BB_PLLBYPASS_MSB
16 |
| 1053 #define PHY_BB_PLL_CNTL_BB_PLLBYPASS_LSB
16 |
| 1054 #define PHY_BB_PLL_CNTL_BB_PLLBYPASS_MASK
0x00010000 |
| 1055 #define PHY_BB_PLL_CNTL_BB_PLLBYPASS_GET(x) ((
(x) & 0x00010000) >> 16) |
| 1056 #define PHY_BB_PLL_CNTL_BB_PLLBYPASS_SET(x) ((
(x) << 16) & 0x00010000) |
| 1057 #define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_MSB
27 |
| 1058 #define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_LSB
17 |
| 1059 #define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_MASK
0x0ffe0000 |
| 1060 #define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_GET(x) ((
(x) & 0x0ffe0000) >> 17) |
| 1061 #define PHY_BB_PLL_CNTL_BB_PLL_SETTLE_TIME_SET(x) ((
(x) << 17) & 0x0ffe0000) |
| 1062 |
| 1063 /* macros for BB_vit_spur_mask_A */ |
| 1064 #define PHY_BB_VIT_SPUR_MASK_A_ADDRESS
0x00009900 |
| 1065 #define PHY_BB_VIT_SPUR_MASK_A_OFFSET
0x00009900 |
| 1066 #define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_MSB
9 |
| 1067 #define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_LSB
0 |
| 1068 #define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_MASK
0x000003ff |
| 1069 #define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_GET(x) (
((x) & 0x000003ff) >> 0) |
| 1070 #define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_A_SET(x) (
((x) << 0) & 0x000003ff) |
| 1071 #define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_MSB
16 |
| 1072 #define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_LSB
10 |
| 1073 #define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_MASK
0x0001fc00 |
| 1074 #define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_GET(x) ((
(x) & 0x0001fc00) >> 10) |
| 1075 #define PHY_BB_VIT_SPUR_MASK_A_CF_PUNC_MASK_IDX_A_SET(x) ((
(x) << 10) & 0x0001fc00) |
| 1076 |
| 1077 /* macros for BB_vit_spur_mask_B */ |
| 1078 #define PHY_BB_VIT_SPUR_MASK_B_ADDRESS
0x00009904 |
| 1079 #define PHY_BB_VIT_SPUR_MASK_B_OFFSET
0x00009904 |
| 1080 #define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_MSB
9 |
| 1081 #define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_LSB
0 |
| 1082 #define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_MASK
0x000003ff |
| 1083 #define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_GET(x) (
((x) & 0x000003ff) >> 0) |
| 1084 #define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_B_SET(x) (
((x) << 0) & 0x000003ff) |
| 1085 #define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_MSB
16 |
| 1086 #define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_LSB
10 |
| 1087 #define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_MASK
0x0001fc00 |
| 1088 #define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_GET(x) ((
(x) & 0x0001fc00) >> 10) |
| 1089 #define PHY_BB_VIT_SPUR_MASK_B_CF_PUNC_MASK_IDX_B_SET(x) ((
(x) << 10) & 0x0001fc00) |
| 1090 |
| 1091 /* macros for BB_pilot_spur_mask */ |
| 1092 #define PHY_BB_PILOT_SPUR_MASK_ADDRESS
0x00009908 |
| 1093 #define PHY_BB_PILOT_SPUR_MASK_OFFSET
0x00009908 |
| 1094 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_MSB
4 |
| 1095 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_LSB
0 |
| 1096 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_MASK
0x0000001f |
| 1097 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_GET(x) (
((x) & 0x0000001f) >> 0) |
| 1098 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_A_SET(x) (
((x) << 0) & 0x0000001f) |
| 1099 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_MSB
11 |
| 1100 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_LSB
5 |
| 1101 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_MASK
0x00000fe0 |
| 1102 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_GET(x) (
((x) & 0x00000fe0) >> 5) |
| 1103 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_A_SET(x) (
((x) << 5) & 0x00000fe0) |
| 1104 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_MSB
16 |
| 1105 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_LSB
12 |
| 1106 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_MASK
0x0001f000 |
| 1107 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_GET(x) ((
(x) & 0x0001f000) >> 12) |
| 1108 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_B_SET(x) ((
(x) << 12) & 0x0001f000) |
| 1109 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_MSB
23 |
| 1110 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_LSB
17 |
| 1111 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_MASK
0x00fe0000 |
| 1112 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_GET(x) ((
(x) & 0x00fe0000) >> 17) |
| 1113 #define PHY_BB_PILOT_SPUR_MASK_CF_PILOT_MASK_IDX_B_SET(x) ((
(x) << 17) & 0x00fe0000) |
| 1114 |
| 1115 /* macros for BB_chan_spur_mask */ |
| 1116 #define PHY_BB_CHAN_SPUR_MASK_ADDRESS
0x0000990c |
| 1117 #define PHY_BB_CHAN_SPUR_MASK_OFFSET
0x0000990c |
| 1118 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_MSB
4 |
| 1119 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_LSB
0 |
| 1120 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_MASK
0x0000001f |
| 1121 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_GET(x) (
((x) & 0x0000001f) >> 0) |
| 1122 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_A_SET(x) (
((x) << 0) & 0x0000001f) |
| 1123 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_MSB
11 |
| 1124 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_LSB
5 |
| 1125 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_MASK
0x00000fe0 |
| 1126 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_GET(x) (
((x) & 0x00000fe0) >> 5) |
| 1127 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_A_SET(x) (
((x) << 5) & 0x00000fe0) |
| 1128 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_MSB
16 |
| 1129 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_LSB
12 |
| 1130 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_MASK
0x0001f000 |
| 1131 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_GET(x) ((
(x) & 0x0001f000) >> 12) |
| 1132 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_B_SET(x) ((
(x) << 12) & 0x0001f000) |
| 1133 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_MSB
23 |
| 1134 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_LSB
17 |
| 1135 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_MASK
0x00fe0000 |
| 1136 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_GET(x) ((
(x) & 0x00fe0000) >> 17) |
| 1137 #define PHY_BB_CHAN_SPUR_MASK_CF_CHAN_MASK_IDX_B_SET(x) ((
(x) << 17) & 0x00fe0000) |
| 1138 |
| 1139 /* macros for BB_spectral_scan */ |
| 1140 #define PHY_BB_SPECTRAL_SCAN_ADDRESS
0x00009910 |
| 1141 #define PHY_BB_SPECTRAL_SCAN_OFFSET
0x00009910 |
| 1142 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_MSB
0 |
| 1143 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_LSB
0 |
| 1144 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_MASK
0x00000001 |
| 1145 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_GET(x) (
((x) & 0x00000001) >> 0) |
| 1146 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ENA_SET(x) (
((x) << 0) & 0x00000001) |
| 1147 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_MSB
1 |
| 1148 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_LSB
1 |
| 1149 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_MASK
0x00000002 |
| 1150 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_GET(x) (
((x) & 0x00000002) >> 1) |
| 1151 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_ACTIVE_SET(x) (
((x) << 1) & 0x00000002) |
| 1152 #define PHY_BB_SPECTRAL_SCAN_DISABLE_RADAR_TCTL_RST_MSB
2 |
| 1153 #define PHY_BB_SPECTRAL_SCAN_DISABLE_RADAR_TCTL_RST_LSB
2 |
| 1154 #define PHY_BB_SPECTRAL_SCAN_DISABLE_RADAR_TCTL_RST_MASK
0x00000004 |
| 1155 #define PHY_BB_SPECTRAL_SCAN_DISABLE_RADAR_TCTL_RST_GET(x) (
((x) & 0x00000004) >> 2) |
| 1156 #define PHY_BB_SPECTRAL_SCAN_DISABLE_RADAR_TCTL_RST_SET(x) (
((x) << 2) & 0x00000004) |
| 1157 #define PHY_BB_SPECTRAL_SCAN_DISABLE_PULSE_COARSE_LOW_MSB
3 |
| 1158 #define PHY_BB_SPECTRAL_SCAN_DISABLE_PULSE_COARSE_LOW_LSB
3 |
| 1159 #define PHY_BB_SPECTRAL_SCAN_DISABLE_PULSE_COARSE_LOW_MASK
0x00000008 |
| 1160 #define PHY_BB_SPECTRAL_SCAN_DISABLE_PULSE_COARSE_LOW_GET(x) (
((x) & 0x00000008) >> 3) |
| 1161 #define PHY_BB_SPECTRAL_SCAN_DISABLE_PULSE_COARSE_LOW_SET(x) (
((x) << 3) & 0x00000008) |
| 1162 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_PERIOD_MSB
7 |
| 1163 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_PERIOD_LSB
4 |
| 1164 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_PERIOD_MASK
0x000000f0 |
| 1165 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_PERIOD_GET(x) (
((x) & 0x000000f0) >> 4) |
| 1166 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_FFT_PERIOD_SET(x) (
((x) << 4) & 0x000000f0) |
| 1167 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_MSB
15 |
| 1168 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_LSB
8 |
| 1169 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_MASK
0x0000ff00 |
| 1170 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 1171 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PERIOD_SET(x) (
((x) << 8) & 0x0000ff00) |
| 1172 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_MSB
27 |
| 1173 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_LSB
16 |
| 1174 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_MASK
0x0fff0000 |
| 1175 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_GET(x) ((
(x) & 0x0fff0000) >> 16) |
| 1176 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_COUNT_SET(x) ((
(x) << 16) & 0x0fff0000) |
| 1177 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_SHORT_RPT_MSB
28 |
| 1178 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_SHORT_RPT_LSB
28 |
| 1179 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_SHORT_RPT_MASK
0x10000000 |
| 1180 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_SHORT_RPT_GET(x) ((
(x) & 0x10000000) >> 28) |
| 1181 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_SHORT_RPT_SET(x) ((
(x) << 28) & 0x10000000) |
| 1182 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_MSB
29 |
| 1183 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_LSB
29 |
| 1184 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_MASK
0x20000000 |
| 1185 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_GET(x) ((
(x) & 0x20000000) >> 29) |
| 1186 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_PRIORITY_SET(x) ((
(x) << 29) & 0x20000000) |
| 1187 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_USE_ERR5_MSB
30 |
| 1188 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_USE_ERR5_LSB
30 |
| 1189 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_USE_ERR5_MASK
0x40000000 |
| 1190 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_USE_ERR5_GET(x) ((
(x) & 0x40000000) >> 30) |
| 1191 #define PHY_BB_SPECTRAL_SCAN_SPECTRAL_SCAN_USE_ERR5_SET(x) ((
(x) << 30) & 0x40000000) |
| 1192 |
| 1193 /* macros for BB_analog_power_on_time */ |
| 1194 #define PHY_BB_ANALOG_POWER_ON_TIME_ADDRESS
0x00009914 |
| 1195 #define PHY_BB_ANALOG_POWER_ON_TIME_OFFSET
0x00009914 |
| 1196 #define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_MSB
13 |
| 1197 #define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_LSB
0 |
| 1198 #define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_MASK
0x00003fff |
| 1199 #define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_GET(x) (
((x) & 0x00003fff) >> 0) |
| 1200 #define PHY_BB_ANALOG_POWER_ON_TIME_ACTIVE_TO_RECEIVE_SET(x) (
((x) << 0) & 0x00003fff) |
| 1201 |
| 1202 /* macros for BB_search_start_delay */ |
| 1203 #define PHY_BB_SEARCH_START_DELAY_ADDRESS
0x00009918 |
| 1204 #define PHY_BB_SEARCH_START_DELAY_OFFSET
0x00009918 |
| 1205 #define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_MSB
11 |
| 1206 #define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_LSB
0 |
| 1207 #define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_MASK
0x00000fff |
| 1208 #define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_GET(x) (
((x) & 0x00000fff) >> 0) |
| 1209 #define PHY_BB_SEARCH_START_DELAY_SEARCH_START_DELAY_SET(x) (
((x) << 0) & 0x00000fff) |
| 1210 #define PHY_BB_SEARCH_START_DELAY_ENABLE_FLT_SVD_MSB
12 |
| 1211 #define PHY_BB_SEARCH_START_DELAY_ENABLE_FLT_SVD_LSB
12 |
| 1212 #define PHY_BB_SEARCH_START_DELAY_ENABLE_FLT_SVD_MASK
0x00001000 |
| 1213 #define PHY_BB_SEARCH_START_DELAY_ENABLE_FLT_SVD_GET(x) ((
(x) & 0x00001000) >> 12) |
| 1214 #define PHY_BB_SEARCH_START_DELAY_ENABLE_FLT_SVD_SET(x) ((
(x) << 12) & 0x00001000) |
| 1215 #define PHY_BB_SEARCH_START_DELAY_ENABLE_SEND_CHAN_MSB
13 |
| 1216 #define PHY_BB_SEARCH_START_DELAY_ENABLE_SEND_CHAN_LSB
13 |
| 1217 #define PHY_BB_SEARCH_START_DELAY_ENABLE_SEND_CHAN_MASK
0x00002000 |
| 1218 #define PHY_BB_SEARCH_START_DELAY_ENABLE_SEND_CHAN_GET(x) ((
(x) & 0x00002000) >> 13) |
| 1219 #define PHY_BB_SEARCH_START_DELAY_ENABLE_SEND_CHAN_SET(x) ((
(x) << 13) & 0x00002000) |
| 1220 |
| 1221 /* macros for BB_max_rx_length */ |
| 1222 #define PHY_BB_MAX_RX_LENGTH_ADDRESS
0x0000991c |
| 1223 #define PHY_BB_MAX_RX_LENGTH_OFFSET
0x0000991c |
| 1224 #define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_MSB
11 |
| 1225 #define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_LSB
0 |
| 1226 #define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_MASK
0x00000fff |
| 1227 #define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_GET(x) (
((x) & 0x00000fff) >> 0) |
| 1228 #define PHY_BB_MAX_RX_LENGTH_MAX_RX_LENGTH_SET(x) (
((x) << 0) & 0x00000fff) |
| 1229 #define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_MSB
29 |
| 1230 #define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_LSB
12 |
| 1231 #define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_MASK
0x3ffff000 |
| 1232 #define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_GET(x) ((
(x) & 0x3ffff000) >> 12) |
| 1233 #define PHY_BB_MAX_RX_LENGTH_MAX_HT_LENGTH_SET(x) ((
(x) << 12) & 0x3ffff000) |
| 1234 |
| 1235 /* macros for BB_timing_control_4 */ |
| 1236 #define PHY_BB_TIMING_CONTROL_4_ADDRESS
0x00009920 |
| 1237 #define PHY_BB_TIMING_CONTROL_4_OFFSET
0x00009920 |
| 1238 #define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_MSB
15 |
| 1239 #define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_LSB
12 |
| 1240 #define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_MASK
0x0000f000 |
| 1241 #define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_GET(x) ((
(x) & 0x0000f000) >> 12) |
| 1242 #define PHY_BB_TIMING_CONTROL_4_CAL_LG_COUNT_MAX_SET(x) ((
(x) << 12) & 0x0000f000) |
| 1243 #define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_MSB
16 |
| 1244 #define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_LSB
16 |
| 1245 #define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_MASK
0x00010000 |
| 1246 #define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_GET(x) ((
(x) & 0x00010000) >> 16) |
| 1247 #define PHY_BB_TIMING_CONTROL_4_DO_GAIN_DC_IQ_CAL_SET(x) ((
(x) << 16) & 0x00010000) |
| 1248 #define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_MSB
20 |
| 1249 #define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_LSB
17 |
| 1250 #define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_MASK
0x001e0000 |
| 1251 #define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_GET(x) ((
(x) & 0x001e0000) >> 17) |
| 1252 #define PHY_BB_TIMING_CONTROL_4_USE_PILOT_TRACK_DF_SET(x) ((
(x) << 17) & 0x001e0000) |
| 1253 #define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_MSB
27 |
| 1254 #define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_LSB
21 |
| 1255 #define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_MASK
0x0fe00000 |
| 1256 #define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_GET(x) ((
(x) & 0x0fe00000) >> 21) |
| 1257 #define PHY_BB_TIMING_CONTROL_4_EARLY_TRIGGER_THR_SET(x) ((
(x) << 21) & 0x0fe00000) |
| 1258 #define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_MSB
28 |
| 1259 #define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_LSB
28 |
| 1260 #define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_MASK
0x10000000 |
| 1261 #define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_GET(x) ((
(x) & 0x10000000) >> 28) |
| 1262 #define PHY_BB_TIMING_CONTROL_4_ENABLE_PILOT_MASK_SET(x) ((
(x) << 28) & 0x10000000) |
| 1263 #define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_MSB
29 |
| 1264 #define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_LSB
29 |
| 1265 #define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_MASK
0x20000000 |
| 1266 #define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_GET(x) ((
(x) & 0x20000000) >> 29) |
| 1267 #define PHY_BB_TIMING_CONTROL_4_ENABLE_CHAN_MASK_SET(x) ((
(x) << 29) & 0x20000000) |
| 1268 #define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_FILTER_MSB
30 |
| 1269 #define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_FILTER_LSB
30 |
| 1270 #define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_FILTER_MASK
0x40000000 |
| 1271 #define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_FILTER_GET(x) ((
(x) & 0x40000000) >> 30) |
| 1272 #define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_FILTER_SET(x) ((
(x) << 30) & 0x40000000) |
| 1273 #define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_MSB
31 |
| 1274 #define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_LSB
31 |
| 1275 #define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_MASK
0x80000000 |
| 1276 #define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_GET(x) ((
(x) & 0x80000000) >> 31) |
| 1277 #define PHY_BB_TIMING_CONTROL_4_ENABLE_SPUR_RSSI_SET(x) ((
(x) << 31) & 0x80000000) |
| 1278 |
| 1279 /* macros for BB_timing_control_5 */ |
| 1280 #define PHY_BB_TIMING_CONTROL_5_ADDRESS
0x00009924 |
| 1281 #define PHY_BB_TIMING_CONTROL_5_OFFSET
0x00009924 |
| 1282 #define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_MSB
0 |
| 1283 #define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_LSB
0 |
| 1284 #define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_MASK
0x00000001 |
| 1285 #define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_GET(x) (
((x) & 0x00000001) >> 0) |
| 1286 #define PHY_BB_TIMING_CONTROL_5_ENABLE_CYCPWR_THR1_SET(x) (
((x) << 0) & 0x00000001) |
| 1287 #define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_MSB
7 |
| 1288 #define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_LSB
1 |
| 1289 #define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_MASK
0x000000fe |
| 1290 #define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_GET(x) (
((x) & 0x000000fe) >> 1) |
| 1291 #define PHY_BB_TIMING_CONTROL_5_CYCPWR_THR1_SET(x) (
((x) << 1) & 0x000000fe) |
| 1292 #define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_MSB
15 |
| 1293 #define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_LSB
15 |
| 1294 #define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_MASK
0x00008000 |
| 1295 #define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_GET(x) ((
(x) & 0x00008000) >> 15) |
| 1296 #define PHY_BB_TIMING_CONTROL_5_ENABLE_RSSI_THR1A_SET(x) ((
(x) << 15) & 0x00008000) |
| 1297 #define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_MSB
22 |
| 1298 #define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_LSB
16 |
| 1299 #define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_MASK
0x007f0000 |
| 1300 #define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_GET(x) ((
(x) & 0x007f0000) >> 16) |
| 1301 #define PHY_BB_TIMING_CONTROL_5_RSSI_THR1A_SET(x) ((
(x) << 16) & 0x007f0000) |
| 1302 #define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_MSB
29 |
| 1303 #define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_LSB
23 |
| 1304 #define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_MASK
0x3f800000 |
| 1305 #define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_GET(x) ((
(x) & 0x3f800000) >> 23) |
| 1306 #define PHY_BB_TIMING_CONTROL_5_LONG_SC_THRESH_HI_RSSI_SET(x) ((
(x) << 23) & 0x3f800000) |
| 1307 #define PHY_BB_TIMING_CONTROL_5_FORCED_AGC_STR_PRI_MSB
30 |
| 1308 #define PHY_BB_TIMING_CONTROL_5_FORCED_AGC_STR_PRI_LSB
30 |
| 1309 #define PHY_BB_TIMING_CONTROL_5_FORCED_AGC_STR_PRI_MASK
0x40000000 |
| 1310 #define PHY_BB_TIMING_CONTROL_5_FORCED_AGC_STR_PRI_GET(x) ((
(x) & 0x40000000) >> 30) |
| 1311 #define PHY_BB_TIMING_CONTROL_5_FORCED_AGC_STR_PRI_SET(x) ((
(x) << 30) & 0x40000000) |
| 1312 #define PHY_BB_TIMING_CONTROL_5_FORCED_AGC_STR_PRI_EN_MSB
31 |
| 1313 #define PHY_BB_TIMING_CONTROL_5_FORCED_AGC_STR_PRI_EN_LSB
31 |
| 1314 #define PHY_BB_TIMING_CONTROL_5_FORCED_AGC_STR_PRI_EN_MASK
0x80000000 |
| 1315 #define PHY_BB_TIMING_CONTROL_5_FORCED_AGC_STR_PRI_EN_GET(x) ((
(x) & 0x80000000) >> 31) |
| 1316 #define PHY_BB_TIMING_CONTROL_5_FORCED_AGC_STR_PRI_EN_SET(x) ((
(x) << 31) & 0x80000000) |
| 1317 |
| 1318 /* macros for BB_phyonly_warm_reset */ |
| 1319 #define PHY_BB_PHYONLY_WARM_RESET_ADDRESS
0x00009928 |
| 1320 #define PHY_BB_PHYONLY_WARM_RESET_OFFSET
0x00009928 |
| 1321 #define PHY_BB_PHYONLY_WARM_RESET_PHYONLY_RST_WARM_L_MSB
0 |
| 1322 #define PHY_BB_PHYONLY_WARM_RESET_PHYONLY_RST_WARM_L_LSB
0 |
| 1323 #define PHY_BB_PHYONLY_WARM_RESET_PHYONLY_RST_WARM_L_MASK
0x00000001 |
| 1324 #define PHY_BB_PHYONLY_WARM_RESET_PHYONLY_RST_WARM_L_GET(x) (
((x) & 0x00000001) >> 0) |
| 1325 #define PHY_BB_PHYONLY_WARM_RESET_PHYONLY_RST_WARM_L_SET(x) (
((x) << 0) & 0x00000001) |
| 1326 |
| 1327 /* macros for BB_phyonly_control */ |
| 1328 #define PHY_BB_PHYONLY_CONTROL_ADDRESS
0x0000992c |
| 1329 #define PHY_BB_PHYONLY_CONTROL_OFFSET
0x0000992c |
| 1330 #define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_MSB
0 |
| 1331 #define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_LSB
0 |
| 1332 #define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_MASK
0x00000001 |
| 1333 #define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_GET(x) (
((x) & 0x00000001) >> 0) |
| 1334 #define PHY_BB_PHYONLY_CONTROL_RX_DRAIN_RATE_SET(x) (
((x) << 0) & 0x00000001) |
| 1335 #define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_MSB
1 |
| 1336 #define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_LSB
1 |
| 1337 #define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_MASK
0x00000002 |
| 1338 #define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_GET(x) (
((x) & 0x00000002) >> 1) |
| 1339 #define PHY_BB_PHYONLY_CONTROL_LATE_TX_SIGNAL_SYMBOL_SET(x) (
((x) << 1) & 0x00000002) |
| 1340 #define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_MSB
2 |
| 1341 #define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_LSB
2 |
| 1342 #define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_MASK
0x00000004 |
| 1343 #define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_GET(x) (
((x) & 0x00000004) >> 2) |
| 1344 #define PHY_BB_PHYONLY_CONTROL_GENERATE_SCRAMBLER_SET(x) (
((x) << 2) & 0x00000004) |
| 1345 #define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_MSB
3 |
| 1346 #define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_LSB
3 |
| 1347 #define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_MASK
0x00000008 |
| 1348 #define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_GET(x) (
((x) & 0x00000008) >> 3) |
| 1349 #define PHY_BB_PHYONLY_CONTROL_TX_ANTENNA_SELECT_SET(x) (
((x) << 3) & 0x00000008) |
| 1350 #define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_MSB
4 |
| 1351 #define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_LSB
4 |
| 1352 #define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_MASK
0x00000010 |
| 1353 #define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_GET(x) (
((x) & 0x00000010) >> 4) |
| 1354 #define PHY_BB_PHYONLY_CONTROL_STATIC_TX_ANTENNA_SET(x) (
((x) << 4) & 0x00000010) |
| 1355 #define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_MSB
5 |
| 1356 #define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_LSB
5 |
| 1357 #define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_MASK
0x00000020 |
| 1358 #define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_GET(x) (
((x) & 0x00000020) >> 5) |
| 1359 #define PHY_BB_PHYONLY_CONTROL_RX_ANTENNA_SELECT_SET(x) (
((x) << 5) & 0x00000020) |
| 1360 #define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_MSB
6 |
| 1361 #define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_LSB
6 |
| 1362 #define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_MASK
0x00000040 |
| 1363 #define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_GET(x) (
((x) & 0x00000040) >> 6) |
| 1364 #define PHY_BB_PHYONLY_CONTROL_STATIC_RX_ANTENNA_SET(x) (
((x) << 6) & 0x00000040) |
| 1365 #define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_MSB
7 |
| 1366 #define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_LSB
7 |
| 1367 #define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_MASK
0x00000080 |
| 1368 #define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_GET(x) (
((x) & 0x00000080) >> 7) |
| 1369 #define PHY_BB_PHYONLY_CONTROL_EN_LOW_FREQ_SLEEP_SET(x) (
((x) << 7) & 0x00000080) |
| 1370 |
| 1371 /* macros for BB_powertx_rate1 */ |
| 1372 #define PHY_BB_POWERTX_RATE1_ADDRESS
0x00009934 |
| 1373 #define PHY_BB_POWERTX_RATE1_OFFSET
0x00009934 |
| 1374 #define PHY_BB_POWERTX_RATE1_POWERTX_0_MSB
5 |
| 1375 #define PHY_BB_POWERTX_RATE1_POWERTX_0_LSB
0 |
| 1376 #define PHY_BB_POWERTX_RATE1_POWERTX_0_MASK
0x0000003f |
| 1377 #define PHY_BB_POWERTX_RATE1_POWERTX_0_GET(x) (
((x) & 0x0000003f) >> 0) |
| 1378 #define PHY_BB_POWERTX_RATE1_POWERTX_0_SET(x) (
((x) << 0) & 0x0000003f) |
| 1379 #define PHY_BB_POWERTX_RATE1_POWERTX_1_MSB
13 |
| 1380 #define PHY_BB_POWERTX_RATE1_POWERTX_1_LSB
8 |
| 1381 #define PHY_BB_POWERTX_RATE1_POWERTX_1_MASK
0x00003f00 |
| 1382 #define PHY_BB_POWERTX_RATE1_POWERTX_1_GET(x) (
((x) & 0x00003f00) >> 8) |
| 1383 #define PHY_BB_POWERTX_RATE1_POWERTX_1_SET(x) (
((x) << 8) & 0x00003f00) |
| 1384 #define PHY_BB_POWERTX_RATE1_POWERTX_2_MSB
21 |
| 1385 #define PHY_BB_POWERTX_RATE1_POWERTX_2_LSB
16 |
| 1386 #define PHY_BB_POWERTX_RATE1_POWERTX_2_MASK
0x003f0000 |
| 1387 #define PHY_BB_POWERTX_RATE1_POWERTX_2_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 1388 #define PHY_BB_POWERTX_RATE1_POWERTX_2_SET(x) ((
(x) << 16) & 0x003f0000) |
| 1389 #define PHY_BB_POWERTX_RATE1_POWERTX_3_MSB
29 |
| 1390 #define PHY_BB_POWERTX_RATE1_POWERTX_3_LSB
24 |
| 1391 #define PHY_BB_POWERTX_RATE1_POWERTX_3_MASK
0x3f000000 |
| 1392 #define PHY_BB_POWERTX_RATE1_POWERTX_3_GET(x) ((
(x) & 0x3f000000) >> 24) |
| 1393 #define PHY_BB_POWERTX_RATE1_POWERTX_3_SET(x) ((
(x) << 24) & 0x3f000000) |
| 1394 |
| 1395 /* macros for BB_powertx_rate2 */ |
| 1396 #define PHY_BB_POWERTX_RATE2_ADDRESS
0x00009938 |
| 1397 #define PHY_BB_POWERTX_RATE2_OFFSET
0x00009938 |
| 1398 #define PHY_BB_POWERTX_RATE2_POWERTX_4_MSB
5 |
| 1399 #define PHY_BB_POWERTX_RATE2_POWERTX_4_LSB
0 |
| 1400 #define PHY_BB_POWERTX_RATE2_POWERTX_4_MASK
0x0000003f |
| 1401 #define PHY_BB_POWERTX_RATE2_POWERTX_4_GET(x) (
((x) & 0x0000003f) >> 0) |
| 1402 #define PHY_BB_POWERTX_RATE2_POWERTX_4_SET(x) (
((x) << 0) & 0x0000003f) |
| 1403 #define PHY_BB_POWERTX_RATE2_POWERTX_5_MSB
13 |
| 1404 #define PHY_BB_POWERTX_RATE2_POWERTX_5_LSB
8 |
| 1405 #define PHY_BB_POWERTX_RATE2_POWERTX_5_MASK
0x00003f00 |
| 1406 #define PHY_BB_POWERTX_RATE2_POWERTX_5_GET(x) (
((x) & 0x00003f00) >> 8) |
| 1407 #define PHY_BB_POWERTX_RATE2_POWERTX_5_SET(x) (
((x) << 8) & 0x00003f00) |
| 1408 #define PHY_BB_POWERTX_RATE2_POWERTX_6_MSB
21 |
| 1409 #define PHY_BB_POWERTX_RATE2_POWERTX_6_LSB
16 |
| 1410 #define PHY_BB_POWERTX_RATE2_POWERTX_6_MASK
0x003f0000 |
| 1411 #define PHY_BB_POWERTX_RATE2_POWERTX_6_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 1412 #define PHY_BB_POWERTX_RATE2_POWERTX_6_SET(x) ((
(x) << 16) & 0x003f0000) |
| 1413 #define PHY_BB_POWERTX_RATE2_POWERTX_7_MSB
29 |
| 1414 #define PHY_BB_POWERTX_RATE2_POWERTX_7_LSB
24 |
| 1415 #define PHY_BB_POWERTX_RATE2_POWERTX_7_MASK
0x3f000000 |
| 1416 #define PHY_BB_POWERTX_RATE2_POWERTX_7_GET(x) ((
(x) & 0x3f000000) >> 24) |
| 1417 #define PHY_BB_POWERTX_RATE2_POWERTX_7_SET(x) ((
(x) << 24) & 0x3f000000) |
| 1418 |
| 1419 /* macros for BB_powertx_max */ |
| 1420 #define PHY_BB_POWERTX_MAX_ADDRESS
0x0000993c |
| 1421 #define PHY_BB_POWERTX_MAX_OFFSET
0x0000993c |
| 1422 #define PHY_BB_POWERTX_MAX_USE_PER_PACKET_POWERTX_MAX_MSB
6 |
| 1423 #define PHY_BB_POWERTX_MAX_USE_PER_PACKET_POWERTX_MAX_LSB
6 |
| 1424 #define PHY_BB_POWERTX_MAX_USE_PER_PACKET_POWERTX_MAX_MASK
0x00000040 |
| 1425 #define PHY_BB_POWERTX_MAX_USE_PER_PACKET_POWERTX_MAX_GET(x) (
((x) & 0x00000040) >> 6) |
| 1426 #define PHY_BB_POWERTX_MAX_USE_PER_PACKET_POWERTX_MAX_SET(x) (
((x) << 6) & 0x00000040) |
| 1427 |
| 1428 /* macros for BB_extension_radar */ |
| 1429 #define PHY_BB_EXTENSION_RADAR_ADDRESS
0x00009940 |
| 1430 #define PHY_BB_EXTENSION_RADAR_OFFSET
0x00009940 |
| 1431 #define PHY_BB_EXTENSION_RADAR_BLOCKER40_MAX_RADAR_MSB
13 |
| 1432 #define PHY_BB_EXTENSION_RADAR_BLOCKER40_MAX_RADAR_LSB
8 |
| 1433 #define PHY_BB_EXTENSION_RADAR_BLOCKER40_MAX_RADAR_MASK
0x00003f00 |
| 1434 #define PHY_BB_EXTENSION_RADAR_BLOCKER40_MAX_RADAR_GET(x) (
((x) & 0x00003f00) >> 8) |
| 1435 #define PHY_BB_EXTENSION_RADAR_BLOCKER40_MAX_RADAR_SET(x) (
((x) << 8) & 0x00003f00) |
| 1436 #define PHY_BB_EXTENSION_RADAR_ENABLE_EXT_RADAR_MSB
14 |
| 1437 #define PHY_BB_EXTENSION_RADAR_ENABLE_EXT_RADAR_LSB
14 |
| 1438 #define PHY_BB_EXTENSION_RADAR_ENABLE_EXT_RADAR_MASK
0x00004000 |
| 1439 #define PHY_BB_EXTENSION_RADAR_ENABLE_EXT_RADAR_GET(x) ((
(x) & 0x00004000) >> 14) |
| 1440 #define PHY_BB_EXTENSION_RADAR_ENABLE_EXT_RADAR_SET(x) ((
(x) << 14) & 0x00004000) |
| 1441 #define PHY_BB_EXTENSION_RADAR_RADAR_DC_PWR_THRESH_MSB
22 |
| 1442 #define PHY_BB_EXTENSION_RADAR_RADAR_DC_PWR_THRESH_LSB
15 |
| 1443 #define PHY_BB_EXTENSION_RADAR_RADAR_DC_PWR_THRESH_MASK
0x007f8000 |
| 1444 #define PHY_BB_EXTENSION_RADAR_RADAR_DC_PWR_THRESH_GET(x) ((
(x) & 0x007f8000) >> 15) |
| 1445 #define PHY_BB_EXTENSION_RADAR_RADAR_DC_PWR_THRESH_SET(x) ((
(x) << 15) & 0x007f8000) |
| 1446 #define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_MSB
30 |
| 1447 #define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_LSB
23 |
| 1448 #define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_MASK
0x7f800000 |
| 1449 #define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_GET(x) ((
(x) & 0x7f800000) >> 23) |
| 1450 #define PHY_BB_EXTENSION_RADAR_RADAR_LB_DC_CAP_SET(x) ((
(x) << 23) & 0x7f800000) |
| 1451 #define PHY_BB_EXTENSION_RADAR_DISABLE_ADCSAT_HOLD_MSB
31 |
| 1452 #define PHY_BB_EXTENSION_RADAR_DISABLE_ADCSAT_HOLD_LSB
31 |
| 1453 #define PHY_BB_EXTENSION_RADAR_DISABLE_ADCSAT_HOLD_MASK
0x80000000 |
| 1454 #define PHY_BB_EXTENSION_RADAR_DISABLE_ADCSAT_HOLD_GET(x) ((
(x) & 0x80000000) >> 31) |
| 1455 #define PHY_BB_EXTENSION_RADAR_DISABLE_ADCSAT_HOLD_SET(x) ((
(x) << 31) & 0x80000000) |
| 1456 |
| 1457 /* macros for BB_frame_control */ |
| 1458 #define PHY_BB_FRAME_CONTROL_ADDRESS
0x00009944 |
| 1459 #define PHY_BB_FRAME_CONTROL_OFFSET
0x00009944 |
| 1460 #define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_MSB
1 |
| 1461 #define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_LSB
0 |
| 1462 #define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_MASK
0x00000003 |
| 1463 #define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_GET(x) (
((x) & 0x00000003) >> 0) |
| 1464 #define PHY_BB_FRAME_CONTROL_CF_OVERLAP_WINDOW_SET(x) (
((x) << 0) & 0x00000003) |
| 1465 #define PHY_BB_FRAME_CONTROL_CF_SCALE_SHORT_MSB
2 |
| 1466 #define PHY_BB_FRAME_CONTROL_CF_SCALE_SHORT_LSB
2 |
| 1467 #define PHY_BB_FRAME_CONTROL_CF_SCALE_SHORT_MASK
0x00000004 |
| 1468 #define PHY_BB_FRAME_CONTROL_CF_SCALE_SHORT_GET(x) (
((x) & 0x00000004) >> 2) |
| 1469 #define PHY_BB_FRAME_CONTROL_CF_SCALE_SHORT_SET(x) (
((x) << 2) & 0x00000004) |
| 1470 #define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_MSB
5 |
| 1471 #define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_LSB
3 |
| 1472 #define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_MASK
0x00000038 |
| 1473 #define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_GET(x) (
((x) & 0x00000038) >> 3) |
| 1474 #define PHY_BB_FRAME_CONTROL_CF_TX_CLIP_SET(x) (
((x) << 3) & 0x00000038) |
| 1475 #define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_MSB
7 |
| 1476 #define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_LSB
6 |
| 1477 #define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_MASK
0x000000c0 |
| 1478 #define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_GET(x) (
((x) & 0x000000c0) >> 6) |
| 1479 #define PHY_BB_FRAME_CONTROL_CF_TX_DOUBLESAMP_DAC_SET(x) (
((x) << 6) & 0x000000c0) |
| 1480 #define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_MSB
15 |
| 1481 #define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_LSB
8 |
| 1482 #define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_MASK
0x0000ff00 |
| 1483 #define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 1484 #define PHY_BB_FRAME_CONTROL_TX_END_ADJUST_SET(x) (
((x) << 8) & 0x0000ff00) |
| 1485 #define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_MSB
16 |
| 1486 #define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_LSB
16 |
| 1487 #define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_MASK
0x00010000 |
| 1488 #define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_GET(x) ((
(x) & 0x00010000) >> 16) |
| 1489 #define PHY_BB_FRAME_CONTROL_PREPEND_CHAN_INFO_SET(x) ((
(x) << 16) & 0x00010000) |
| 1490 #define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_MSB
17 |
| 1491 #define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_LSB
17 |
| 1492 #define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_MASK
0x00020000 |
| 1493 #define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_GET(x) ((
(x) & 0x00020000) >> 17) |
| 1494 #define PHY_BB_FRAME_CONTROL_SHORT_HIGH_PAR_NORM_SET(x) ((
(x) << 17) & 0x00020000) |
| 1495 #define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_MSB
18 |
| 1496 #define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_LSB
18 |
| 1497 #define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_MASK
0x00040000 |
| 1498 #define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_GET(x) ((
(x) & 0x00040000) >> 18) |
| 1499 #define PHY_BB_FRAME_CONTROL_EN_ERR_GREEN_FIELD_SET(x) ((
(x) << 18) & 0x00040000) |
| 1500 #define PHY_BB_FRAME_CONTROL_EN_ERR_XR_POWER_RATIO_MSB
19 |
| 1501 #define PHY_BB_FRAME_CONTROL_EN_ERR_XR_POWER_RATIO_LSB
19 |
| 1502 #define PHY_BB_FRAME_CONTROL_EN_ERR_XR_POWER_RATIO_MASK
0x00080000 |
| 1503 #define PHY_BB_FRAME_CONTROL_EN_ERR_XR_POWER_RATIO_GET(x) ((
(x) & 0x00080000) >> 19) |
| 1504 #define PHY_BB_FRAME_CONTROL_EN_ERR_XR_POWER_RATIO_SET(x) ((
(x) << 19) & 0x00080000) |
| 1505 #define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_MSB
20 |
| 1506 #define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_LSB
20 |
| 1507 #define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_MASK
0x00100000 |
| 1508 #define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_GET(x) ((
(x) & 0x00100000) >> 20) |
| 1509 #define PHY_BB_FRAME_CONTROL_EN_ERR_OFDM_XCORR_SET(x) ((
(x) << 20) & 0x00100000) |
| 1510 #define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_MSB
21 |
| 1511 #define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_LSB
21 |
| 1512 #define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_MASK
0x00200000 |
| 1513 #define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_GET(x) ((
(x) & 0x00200000) >> 21) |
| 1514 #define PHY_BB_FRAME_CONTROL_EN_ERR_LONG_SC_THR_SET(x) ((
(x) << 21) & 0x00200000) |
| 1515 #define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_MSB
22 |
| 1516 #define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_LSB
22 |
| 1517 #define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_MASK
0x00400000 |
| 1518 #define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_GET(x) ((
(x) & 0x00400000) >> 22) |
| 1519 #define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_LONG1_SET(x) ((
(x) << 22) & 0x00400000) |
| 1520 #define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_MSB
23 |
| 1521 #define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_LSB
23 |
| 1522 #define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_MASK
0x00800000 |
| 1523 #define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_GET(x) ((
(x) & 0x00800000) >> 23) |
| 1524 #define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_EARLY_TRIG_SET(x) ((
(x) << 23) & 0x00800000) |
| 1525 #define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_MSB
24 |
| 1526 #define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_LSB
24 |
| 1527 #define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_MASK
0x01000000 |
| 1528 #define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_GET(x) ((
(x) & 0x01000000) >> 24) |
| 1529 #define PHY_BB_FRAME_CONTROL_EN_ERR_TIM_TIMEOUT_SET(x) ((
(x) << 24) & 0x01000000) |
| 1530 #define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_MSB
25 |
| 1531 #define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_LSB
25 |
| 1532 #define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_MASK
0x02000000 |
| 1533 #define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_GET(x) ((
(x) & 0x02000000) >> 25) |
| 1534 #define PHY_BB_FRAME_CONTROL_EN_ERR_SIGNAL_PARITY_SET(x) ((
(x) << 25) & 0x02000000) |
| 1535 #define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_MSB
26 |
| 1536 #define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_LSB
26 |
| 1537 #define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_MASK
0x04000000 |
| 1538 #define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_GET(x) ((
(x) & 0x04000000) >> 26) |
| 1539 #define PHY_BB_FRAME_CONTROL_EN_ERR_RATE_ILLEGAL_SET(x) ((
(x) << 26) & 0x04000000) |
| 1540 #define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_MSB
27 |
| 1541 #define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_LSB
27 |
| 1542 #define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_MASK
0x08000000 |
| 1543 #define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_GET(x) ((
(x) & 0x08000000) >> 27) |
| 1544 #define PHY_BB_FRAME_CONTROL_EN_ERR_LENGTH_ILLEGAL_SET(x) ((
(x) << 27) & 0x08000000) |
| 1545 #define PHY_BB_FRAME_CONTROL_EN_ERR_HT_SERVICE_MSB
28 |
| 1546 #define PHY_BB_FRAME_CONTROL_EN_ERR_HT_SERVICE_LSB
28 |
| 1547 #define PHY_BB_FRAME_CONTROL_EN_ERR_HT_SERVICE_MASK
0x10000000 |
| 1548 #define PHY_BB_FRAME_CONTROL_EN_ERR_HT_SERVICE_GET(x) ((
(x) & 0x10000000) >> 28) |
| 1549 #define PHY_BB_FRAME_CONTROL_EN_ERR_HT_SERVICE_SET(x) ((
(x) << 28) & 0x10000000) |
| 1550 #define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_MSB
29 |
| 1551 #define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_LSB
29 |
| 1552 #define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_MASK
0x20000000 |
| 1553 #define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_GET(x) ((
(x) & 0x20000000) >> 29) |
| 1554 #define PHY_BB_FRAME_CONTROL_EN_ERR_SERVICE_SET(x) ((
(x) << 29) & 0x20000000) |
| 1555 #define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_MSB
30 |
| 1556 #define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_LSB
30 |
| 1557 #define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_MASK
0x40000000 |
| 1558 #define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_GET(x) ((
(x) & 0x40000000) >> 30) |
| 1559 #define PHY_BB_FRAME_CONTROL_EN_ERR_TX_UNDERRUN_SET(x) ((
(x) << 30) & 0x40000000) |
| 1560 #define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_MSB
31 |
| 1561 #define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_LSB
31 |
| 1562 #define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_MASK
0x80000000 |
| 1563 #define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_GET(x) ((
(x) & 0x80000000) >> 31) |
| 1564 #define PHY_BB_FRAME_CONTROL_EN_ERR_RX_ABORT_SET(x) ((
(x) << 31) & 0x80000000) |
| 1565 |
| 1566 /* macros for BB_timing_control_6 */ |
| 1567 #define PHY_BB_TIMING_CONTROL_6_ADDRESS
0x00009948 |
| 1568 #define PHY_BB_TIMING_CONTROL_6_OFFSET
0x00009948 |
| 1569 #define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_MSB
7 |
| 1570 #define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_LSB
0 |
| 1571 #define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_MASK
0x000000ff |
| 1572 #define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_GET(x) (
((x) & 0x000000ff) >> 0) |
| 1573 #define PHY_BB_TIMING_CONTROL_6_HI_RSSI_THRESH_SET(x) (
((x) << 0) & 0x000000ff) |
| 1574 #define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_MSB
14 |
| 1575 #define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_LSB
8 |
| 1576 #define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_MASK
0x00007f00 |
| 1577 #define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_GET(x) (
((x) & 0x00007f00) >> 8) |
| 1578 #define PHY_BB_TIMING_CONTROL_6_EARLY_TRIGGER_THR_HI_RSSI_SET(x) (
((x) << 8) & 0x00007f00) |
| 1579 #define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_MSB
20 |
| 1580 #define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_LSB
15 |
| 1581 #define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_MASK
0x001f8000 |
| 1582 #define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_GET(x) ((
(x) & 0x001f8000) >> 15) |
| 1583 #define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_SET(x) ((
(x) << 15) & 0x001f8000) |
| 1584 #define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_MSB
27 |
| 1585 #define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_LSB
21 |
| 1586 #define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_MASK
0x0fe00000 |
| 1587 #define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_GET(x) ((
(x) & 0x0fe00000) >> 21) |
| 1588 #define PHY_BB_TIMING_CONTROL_6_OFDM_XCORR_THRESH_HI_RSSI_SET(x) ((
(x) << 21) & 0x0fe00000) |
| 1589 #define PHY_BB_TIMING_CONTROL_6_LONG_MEDIUM_RATIO_THR_MSB
31 |
| 1590 #define PHY_BB_TIMING_CONTROL_6_LONG_MEDIUM_RATIO_THR_LSB
28 |
| 1591 #define PHY_BB_TIMING_CONTROL_6_LONG_MEDIUM_RATIO_THR_MASK
0xf0000000 |
| 1592 #define PHY_BB_TIMING_CONTROL_6_LONG_MEDIUM_RATIO_THR_GET(x) ((
(x) & 0xf0000000) >> 28) |
| 1593 #define PHY_BB_TIMING_CONTROL_6_LONG_MEDIUM_RATIO_THR_SET(x) ((
(x) << 28) & 0xf0000000) |
| 1594 |
| 1595 /* macros for BB_spur_mask_controls */ |
| 1596 #define PHY_BB_SPUR_MASK_CONTROLS_ADDRESS
0x0000994c |
| 1597 #define PHY_BB_SPUR_MASK_CONTROLS_OFFSET
0x0000994c |
| 1598 #define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_MSB
7 |
| 1599 #define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_LSB
0 |
| 1600 #define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_MASK
0x000000ff |
| 1601 #define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_GET(x) (
((x) & 0x000000ff) >> 0) |
| 1602 #define PHY_BB_SPUR_MASK_CONTROLS_SPUR_RSSI_THRESH_SET(x) (
((x) << 0) & 0x000000ff) |
| 1603 #define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_MSB
8 |
| 1604 #define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_LSB
8 |
| 1605 #define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_MASK
0x00000100 |
| 1606 #define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_GET(x) (
((x) & 0x00000100) >> 8) |
| 1607 #define PHY_BB_SPUR_MASK_CONTROLS_EN_VIT_SPUR_RSSI_SET(x) (
((x) << 8) & 0x00000100) |
| 1608 #define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_MSB
17 |
| 1609 #define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_LSB
17 |
| 1610 #define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_MASK
0x00020000 |
| 1611 #define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_GET(x) ((
(x) & 0x00020000) >> 17) |
| 1612 #define PHY_BB_SPUR_MASK_CONTROLS_ENABLE_MASK_PPM_SET(x) ((
(x) << 17) & 0x00020000) |
| 1613 #define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_MSB
25 |
| 1614 #define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_LSB
18 |
| 1615 #define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_MASK
0x03fc0000 |
| 1616 #define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_GET(x) ((
(x) & 0x03fc0000) >> 18) |
| 1617 #define PHY_BB_SPUR_MASK_CONTROLS_MASK_RATE_CNTL_SET(x) ((
(x) << 18) & 0x03fc0000) |
| 1618 |
| 1619 /* macros for BB_rx_iq_corr_b0 */ |
| 1620 #define PHY_BB_RX_IQ_CORR_B0_ADDRESS
0x00009950 |
| 1621 #define PHY_BB_RX_IQ_CORR_B0_OFFSET
0x00009950 |
| 1622 #define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_Q_Q_COFF_0_MSB
6 |
| 1623 #define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_Q_Q_COFF_0_LSB
0 |
| 1624 #define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_Q_Q_COFF_0_MASK
0x0000007f |
| 1625 #define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_Q_Q_COFF_0_GET(x) (
((x) & 0x0000007f) >> 0) |
| 1626 #define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_Q_Q_COFF_0_SET(x) (
((x) << 0) & 0x0000007f) |
| 1627 #define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_Q_I_COFF_0_MSB
13 |
| 1628 #define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_Q_I_COFF_0_LSB
7 |
| 1629 #define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_Q_I_COFF_0_MASK
0x00003f80 |
| 1630 #define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_Q_I_COFF_0_GET(x) (
((x) & 0x00003f80) >> 7) |
| 1631 #define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_Q_I_COFF_0_SET(x) (
((x) << 7) & 0x00003f80) |
| 1632 #define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_MSB
14 |
| 1633 #define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_LSB
14 |
| 1634 #define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_MASK
0x00004000 |
| 1635 #define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_GET(x) ((
(x) & 0x00004000) >> 14) |
| 1636 #define PHY_BB_RX_IQ_CORR_B0_RX_IQCORR_ENABLE_SET(x) ((
(x) << 14) & 0x00004000) |
| 1637 #define PHY_BB_RX_IQ_CORR_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_MSB
21 |
| 1638 #define PHY_BB_RX_IQ_CORR_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_LSB
15 |
| 1639 #define PHY_BB_RX_IQ_CORR_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_MASK
0x003f8000 |
| 1640 #define PHY_BB_RX_IQ_CORR_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_GET(x) ((
(x) & 0x003f8000) >> 15) |
| 1641 #define PHY_BB_RX_IQ_CORR_B0_LOOPBACK_IQCORR_Q_Q_COFF_0_SET(x) ((
(x) << 15) & 0x003f8000) |
| 1642 #define PHY_BB_RX_IQ_CORR_B0_LOOPBACK_IQCORR_Q_I_COFF_0_MSB
28 |
| 1643 #define PHY_BB_RX_IQ_CORR_B0_LOOPBACK_IQCORR_Q_I_COFF_0_LSB
22 |
| 1644 #define PHY_BB_RX_IQ_CORR_B0_LOOPBACK_IQCORR_Q_I_COFF_0_MASK
0x1fc00000 |
| 1645 #define PHY_BB_RX_IQ_CORR_B0_LOOPBACK_IQCORR_Q_I_COFF_0_GET(x) ((
(x) & 0x1fc00000) >> 22) |
| 1646 #define PHY_BB_RX_IQ_CORR_B0_LOOPBACK_IQCORR_Q_I_COFF_0_SET(x) ((
(x) << 22) & 0x1fc00000) |
| 1647 #define PHY_BB_RX_IQ_CORR_B0_LOOPBACK_IQCORR_ENABLE_MSB
29 |
| 1648 #define PHY_BB_RX_IQ_CORR_B0_LOOPBACK_IQCORR_ENABLE_LSB
29 |
| 1649 #define PHY_BB_RX_IQ_CORR_B0_LOOPBACK_IQCORR_ENABLE_MASK
0x20000000 |
| 1650 #define PHY_BB_RX_IQ_CORR_B0_LOOPBACK_IQCORR_ENABLE_GET(x) ((
(x) & 0x20000000) >> 29) |
| 1651 #define PHY_BB_RX_IQ_CORR_B0_LOOPBACK_IQCORR_ENABLE_SET(x) ((
(x) << 29) & 0x20000000) |
| 1652 |
| 1653 /* macros for BB_radar_detection */ |
| 1654 #define PHY_BB_RADAR_DETECTION_ADDRESS
0x00009954 |
| 1655 #define PHY_BB_RADAR_DETECTION_OFFSET
0x00009954 |
| 1656 #define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_MSB
0 |
| 1657 #define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_LSB
0 |
| 1658 #define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_MASK
0x00000001 |
| 1659 #define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_GET(x) (
((x) & 0x00000001) >> 0) |
| 1660 #define PHY_BB_RADAR_DETECTION_PULSE_DETECT_ENABLE_SET(x) (
((x) << 0) & 0x00000001) |
| 1661 #define PHY_BB_RADAR_DETECTION_PULSE_IN_BAND_THRESH_MSB
5 |
| 1662 #define PHY_BB_RADAR_DETECTION_PULSE_IN_BAND_THRESH_LSB
1 |
| 1663 #define PHY_BB_RADAR_DETECTION_PULSE_IN_BAND_THRESH_MASK
0x0000003e |
| 1664 #define PHY_BB_RADAR_DETECTION_PULSE_IN_BAND_THRESH_GET(x) (
((x) & 0x0000003e) >> 1) |
| 1665 #define PHY_BB_RADAR_DETECTION_PULSE_IN_BAND_THRESH_SET(x) (
((x) << 1) & 0x0000003e) |
| 1666 #define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_MSB
11 |
| 1667 #define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_LSB
6 |
| 1668 #define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_MASK
0x00000fc0 |
| 1669 #define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 1670 #define PHY_BB_RADAR_DETECTION_PULSE_RSSI_THRESH_SET(x) (
((x) << 6) & 0x00000fc0) |
| 1671 #define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_MSB
17 |
| 1672 #define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_LSB
12 |
| 1673 #define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_MASK
0x0003f000 |
| 1674 #define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_GET(x) ((
(x) & 0x0003f000) >> 12) |
| 1675 #define PHY_BB_RADAR_DETECTION_PULSE_HEIGHT_THRESH_SET(x) ((
(x) << 12) & 0x0003f000) |
| 1676 #define PHY_BB_RADAR_DETECTION_RADAR_RSSI_THRESH_MSB
23 |
| 1677 #define PHY_BB_RADAR_DETECTION_RADAR_RSSI_THRESH_LSB
18 |
| 1678 #define PHY_BB_RADAR_DETECTION_RADAR_RSSI_THRESH_MASK
0x00fc0000 |
| 1679 #define PHY_BB_RADAR_DETECTION_RADAR_RSSI_THRESH_GET(x) ((
(x) & 0x00fc0000) >> 18) |
| 1680 #define PHY_BB_RADAR_DETECTION_RADAR_RSSI_THRESH_SET(x) ((
(x) << 18) & 0x00fc0000) |
| 1681 #define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_MSB
30 |
| 1682 #define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_LSB
24 |
| 1683 #define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_MASK
0x7f000000 |
| 1684 #define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_GET(x) ((
(x) & 0x7f000000) >> 24) |
| 1685 #define PHY_BB_RADAR_DETECTION_RADAR_FIRPWR_THRESH_SET(x) ((
(x) << 24) & 0x7f000000) |
| 1686 #define PHY_BB_RADAR_DETECTION_ENABLE_RADAR_FFT_MSB
31 |
| 1687 #define PHY_BB_RADAR_DETECTION_ENABLE_RADAR_FFT_LSB
31 |
| 1688 #define PHY_BB_RADAR_DETECTION_ENABLE_RADAR_FFT_MASK
0x80000000 |
| 1689 #define PHY_BB_RADAR_DETECTION_ENABLE_RADAR_FFT_GET(x) ((
(x) & 0x80000000) >> 31) |
| 1690 #define PHY_BB_RADAR_DETECTION_ENABLE_RADAR_FFT_SET(x) ((
(x) << 31) & 0x80000000) |
| 1691 |
| 1692 /* macros for BB_radar_detection_2 */ |
| 1693 #define PHY_BB_RADAR_DETECTION_2_ADDRESS
0x00009958 |
| 1694 #define PHY_BB_RADAR_DETECTION_2_OFFSET
0x00009958 |
| 1695 #define PHY_BB_RADAR_DETECTION_2_RADAR_LENGTH_MAX_MSB
7 |
| 1696 #define PHY_BB_RADAR_DETECTION_2_RADAR_LENGTH_MAX_LSB
0 |
| 1697 #define PHY_BB_RADAR_DETECTION_2_RADAR_LENGTH_MAX_MASK
0x000000ff |
| 1698 #define PHY_BB_RADAR_DETECTION_2_RADAR_LENGTH_MAX_GET(x) (
((x) & 0x000000ff) >> 0) |
| 1699 #define PHY_BB_RADAR_DETECTION_2_RADAR_LENGTH_MAX_SET(x) (
((x) << 0) & 0x000000ff) |
| 1700 #define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_MSB
12 |
| 1701 #define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_LSB
8 |
| 1702 #define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_MASK
0x00001f00 |
| 1703 #define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_GET(x) (
((x) & 0x00001f00) >> 8) |
| 1704 #define PHY_BB_RADAR_DETECTION_2_PULSE_RELSTEP_THRESH_SET(x) (
((x) << 8) & 0x00001f00) |
| 1705 #define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_MSB
13 |
| 1706 #define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_LSB
13 |
| 1707 #define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_MASK
0x00002000 |
| 1708 #define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_GET(x) ((
(x) & 0x00002000) >> 13) |
| 1709 #define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_RELSTEP_CHECK_SET(x) ((
(x) << 13) & 0x00002000) |
| 1710 #define PHY_BB_RADAR_DETECTION_2_ENABLE_MAX_RADAR_RSSI_MSB
14 |
| 1711 #define PHY_BB_RADAR_DETECTION_2_ENABLE_MAX_RADAR_RSSI_LSB
14 |
| 1712 #define PHY_BB_RADAR_DETECTION_2_ENABLE_MAX_RADAR_RSSI_MASK
0x00004000 |
| 1713 #define PHY_BB_RADAR_DETECTION_2_ENABLE_MAX_RADAR_RSSI_GET(x) ((
(x) & 0x00004000) >> 14) |
| 1714 #define PHY_BB_RADAR_DETECTION_2_ENABLE_MAX_RADAR_RSSI_SET(x) ((
(x) << 14) & 0x00004000) |
| 1715 #define PHY_BB_RADAR_DETECTION_2_ENABLE_BLOCK_RADAR_CHECK_MSB
15 |
| 1716 #define PHY_BB_RADAR_DETECTION_2_ENABLE_BLOCK_RADAR_CHECK_LSB
15 |
| 1717 #define PHY_BB_RADAR_DETECTION_2_ENABLE_BLOCK_RADAR_CHECK_MASK
0x00008000 |
| 1718 #define PHY_BB_RADAR_DETECTION_2_ENABLE_BLOCK_RADAR_CHECK_GET(x) ((
(x) & 0x00008000) >> 15) |
| 1719 #define PHY_BB_RADAR_DETECTION_2_ENABLE_BLOCK_RADAR_CHECK_SET(x) ((
(x) << 15) & 0x00008000) |
| 1720 #define PHY_BB_RADAR_DETECTION_2_RADAR_RELPWR_THRESH_MSB
21 |
| 1721 #define PHY_BB_RADAR_DETECTION_2_RADAR_RELPWR_THRESH_LSB
16 |
| 1722 #define PHY_BB_RADAR_DETECTION_2_RADAR_RELPWR_THRESH_MASK
0x003f0000 |
| 1723 #define PHY_BB_RADAR_DETECTION_2_RADAR_RELPWR_THRESH_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 1724 #define PHY_BB_RADAR_DETECTION_2_RADAR_RELPWR_THRESH_SET(x) ((
(x) << 16) & 0x003f0000) |
| 1725 #define PHY_BB_RADAR_DETECTION_2_RADAR_USE_FIRPWR_128_MSB
22 |
| 1726 #define PHY_BB_RADAR_DETECTION_2_RADAR_USE_FIRPWR_128_LSB
22 |
| 1727 #define PHY_BB_RADAR_DETECTION_2_RADAR_USE_FIRPWR_128_MASK
0x00400000 |
| 1728 #define PHY_BB_RADAR_DETECTION_2_RADAR_USE_FIRPWR_128_GET(x) ((
(x) & 0x00400000) >> 22) |
| 1729 #define PHY_BB_RADAR_DETECTION_2_RADAR_USE_FIRPWR_128_SET(x) ((
(x) << 22) & 0x00400000) |
| 1730 #define PHY_BB_RADAR_DETECTION_2_ENABLE_RADAR_RELPWR_CHECK_MSB
23 |
| 1731 #define PHY_BB_RADAR_DETECTION_2_ENABLE_RADAR_RELPWR_CHECK_LSB
23 |
| 1732 #define PHY_BB_RADAR_DETECTION_2_ENABLE_RADAR_RELPWR_CHECK_MASK
0x00800000 |
| 1733 #define PHY_BB_RADAR_DETECTION_2_ENABLE_RADAR_RELPWR_CHECK_GET(x) ((
(x) & 0x00800000) >> 23) |
| 1734 #define PHY_BB_RADAR_DETECTION_2_ENABLE_RADAR_RELPWR_CHECK_SET(x) ((
(x) << 23) & 0x00800000) |
| 1735 #define PHY_BB_RADAR_DETECTION_2_CF_RADAR_BIN_THRESH_SEL_MSB
26 |
| 1736 #define PHY_BB_RADAR_DETECTION_2_CF_RADAR_BIN_THRESH_SEL_LSB
24 |
| 1737 #define PHY_BB_RADAR_DETECTION_2_CF_RADAR_BIN_THRESH_SEL_MASK
0x07000000 |
| 1738 #define PHY_BB_RADAR_DETECTION_2_CF_RADAR_BIN_THRESH_SEL_GET(x) ((
(x) & 0x07000000) >> 24) |
| 1739 #define PHY_BB_RADAR_DETECTION_2_CF_RADAR_BIN_THRESH_SEL_SET(x) ((
(x) << 24) & 0x07000000) |
| 1740 #define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_MSB
27 |
| 1741 #define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_LSB
27 |
| 1742 #define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_MASK
0x08000000 |
| 1743 #define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_GET(x) ((
(x) & 0x08000000) >> 27) |
| 1744 #define PHY_BB_RADAR_DETECTION_2_ENABLE_PULSE_GC_COUNT_CHECK_SET(x) ((
(x) << 27) & 0x08000000) |
| 1745 |
| 1746 /* macros for BB_tx_phase_ramp_b0 */ |
| 1747 #define PHY_BB_TX_PHASE_RAMP_B0_ADDRESS
0x0000995c |
| 1748 #define PHY_BB_TX_PHASE_RAMP_B0_OFFSET
0x0000995c |
| 1749 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_MSB
0 |
| 1750 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_LSB
0 |
| 1751 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_MASK
0x00000001 |
| 1752 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_GET(x) (
((x) & 0x00000001) >> 0) |
| 1753 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ENABLE_0_SET(x) (
((x) << 0) & 0x00000001) |
| 1754 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_MSB
6 |
| 1755 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_LSB
1 |
| 1756 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_MASK
0x0000007e |
| 1757 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_GET(x) (
((x) & 0x0000007e) >> 1) |
| 1758 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_BIAS_0_SET(x) (
((x) << 1) & 0x0000007e) |
| 1759 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_MSB
16 |
| 1760 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_LSB
7 |
| 1761 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_MASK
0x0001ff80 |
| 1762 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_GET(x) (
((x) & 0x0001ff80) >> 7) |
| 1763 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_INIT_0_SET(x) (
((x) << 7) & 0x0001ff80) |
| 1764 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_MSB
24 |
| 1765 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_LSB
17 |
| 1766 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_MASK
0x01fe0000 |
| 1767 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_GET(x) ((
(x) & 0x01fe0000) >> 17) |
| 1768 #define PHY_BB_TX_PHASE_RAMP_B0_CF_PHASE_RAMP_ALPHA_0_SET(x) ((
(x) << 17) & 0x01fe0000) |
| 1769 |
| 1770 /* macros for BB_switch_table_chn_b0 */ |
| 1771 #define PHY_BB_SWITCH_TABLE_CHN_B0_ADDRESS
0x00009960 |
| 1772 #define PHY_BB_SWITCH_TABLE_CHN_B0_OFFSET
0x00009960 |
| 1773 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_MSB
1 |
| 1774 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_LSB
0 |
| 1775 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_MASK
0x00000003 |
| 1776 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_GET(x) (
((x) & 0x00000003) >> 0) |
| 1777 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_IDLE_0_SET(x) (
((x) << 0) & 0x00000003) |
| 1778 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_MSB
3 |
| 1779 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_LSB
2 |
| 1780 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_MASK
0x0000000c |
| 1781 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_GET(x) (
((x) & 0x0000000c) >> 2) |
| 1782 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_T_0_SET(x) (
((x) << 2) & 0x0000000c) |
| 1783 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_MSB
5 |
| 1784 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_LSB
4 |
| 1785 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_MASK
0x00000030 |
| 1786 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_GET(x) (
((x) & 0x00000030) >> 4) |
| 1787 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_R_0_SET(x) (
((x) << 4) & 0x00000030) |
| 1788 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_MSB
7 |
| 1789 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_LSB
6 |
| 1790 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_MASK
0x000000c0 |
| 1791 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_GET(x) (
((x) & 0x000000c0) >> 6) |
| 1792 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX1_0_SET(x) (
((x) << 6) & 0x000000c0) |
| 1793 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_MSB
9 |
| 1794 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_LSB
8 |
| 1795 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_MASK
0x00000300 |
| 1796 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_GET(x) (
((x) & 0x00000300) >> 8) |
| 1797 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_RX12_0_SET(x) (
((x) << 8) & 0x00000300) |
| 1798 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_MSB
11 |
| 1799 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_LSB
10 |
| 1800 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_MASK
0x00000c00 |
| 1801 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_GET(x) ((
(x) & 0x00000c00) >> 10) |
| 1802 #define PHY_BB_SWITCH_TABLE_CHN_B0_SWITCH_TABLE_B_0_SET(x) ((
(x) << 10) & 0x00000c00) |
| 1803 |
| 1804 /* macros for BB_switch_table_com1 */ |
| 1805 #define PHY_BB_SWITCH_TABLE_COM1_ADDRESS
0x00009964 |
| 1806 #define PHY_BB_SWITCH_TABLE_COM1_OFFSET
0x00009964 |
| 1807 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_MSB
3 |
| 1808 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_LSB
0 |
| 1809 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_MASK
0x0000000f |
| 1810 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_GET(x) (
((x) & 0x0000000f) >> 0) |
| 1811 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_IDLE_SET(x) (
((x) << 0) & 0x0000000f) |
| 1812 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_MSB
7 |
| 1813 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_LSB
4 |
| 1814 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_MASK
0x000000f0 |
| 1815 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_GET(x) (
((x) & 0x000000f0) >> 4) |
| 1816 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T1_SET(x) (
((x) << 4) & 0x000000f0) |
| 1817 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_MSB
11 |
| 1818 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_LSB
8 |
| 1819 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_MASK
0x00000f00 |
| 1820 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_GET(x) (
((x) & 0x00000f00) >> 8) |
| 1821 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_T2_SET(x) (
((x) << 8) & 0x00000f00) |
| 1822 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_MSB
15 |
| 1823 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_LSB
12 |
| 1824 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_MASK
0x0000f000 |
| 1825 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_GET(x) ((
(x) & 0x0000f000) >> 12) |
| 1826 #define PHY_BB_SWITCH_TABLE_COM1_SWITCH_TABLE_COM_B_SET(x) ((
(x) << 12) & 0x0000f000) |
| 1827 |
| 1828 /* macros for BB_cca_ctrl_2_b0 */ |
| 1829 #define PHY_BB_CCA_CTRL_2_B0_ADDRESS
0x00009968 |
| 1830 #define PHY_BB_CCA_CTRL_2_B0_OFFSET
0x00009968 |
| 1831 #define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_MSB
8 |
| 1832 #define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_LSB
0 |
| 1833 #define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_MASK
0x000001ff |
| 1834 #define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_GET(x) (
((x) & 0x000001ff) >> 0) |
| 1835 #define PHY_BB_CCA_CTRL_2_B0_MINCCAPWR_THR_0_SET(x) (
((x) << 0) & 0x000001ff) |
| 1836 #define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_MSB
9 |
| 1837 #define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_LSB
9 |
| 1838 #define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_MASK
0x00000200 |
| 1839 #define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_GET(x) (
((x) & 0x00000200) >> 9) |
| 1840 #define PHY_BB_CCA_CTRL_2_B0_ENABLE_MINCCAPWR_THR_SET(x) (
((x) << 9) & 0x00000200) |
| 1841 #define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_MSB
17 |
| 1842 #define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_LSB
10 |
| 1843 #define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_MASK
0x0003fc00 |
| 1844 #define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_GET(x) ((
(x) & 0x0003fc00) >> 10) |
| 1845 #define PHY_BB_CCA_CTRL_2_B0_NF_GAIN_COMP_0_SET(x) ((
(x) << 10) & 0x0003fc00) |
| 1846 #define PHY_BB_CCA_CTRL_2_B0_THRESH62_MODE_MSB
18 |
| 1847 #define PHY_BB_CCA_CTRL_2_B0_THRESH62_MODE_LSB
18 |
| 1848 #define PHY_BB_CCA_CTRL_2_B0_THRESH62_MODE_MASK
0x00040000 |
| 1849 #define PHY_BB_CCA_CTRL_2_B0_THRESH62_MODE_GET(x) ((
(x) & 0x00040000) >> 18) |
| 1850 #define PHY_BB_CCA_CTRL_2_B0_THRESH62_MODE_SET(x) ((
(x) << 18) & 0x00040000) |
| 1851 |
| 1852 /* macros for BB_switch_table_com2 */ |
| 1853 #define PHY_BB_SWITCH_TABLE_COM2_ADDRESS
0x0000996c |
| 1854 #define PHY_BB_SWITCH_TABLE_COM2_OFFSET
0x0000996c |
| 1855 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1NXAL1_MSB
3 |
| 1856 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1NXAL1_LSB
0 |
| 1857 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1NXAL1_MASK
0x0000000f |
| 1858 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1NXAL1_GET(x) (
((x) & 0x0000000f) >> 0) |
| 1859 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1NXAL1_SET(x) (
((x) << 0) & 0x0000000f) |
| 1860 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2NXAL1_MSB
7 |
| 1861 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2NXAL1_LSB
4 |
| 1862 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2NXAL1_MASK
0x000000f0 |
| 1863 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2NXAL1_GET(x) (
((x) & 0x000000f0) >> 4) |
| 1864 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2NXAL1_SET(x) (
((x) << 4) & 0x000000f0) |
| 1865 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1XAL1_MSB
11 |
| 1866 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1XAL1_LSB
8 |
| 1867 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1XAL1_MASK
0x00000f00 |
| 1868 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1XAL1_GET(x) (
((x) & 0x00000f00) >> 8) |
| 1869 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1XAL1_SET(x) (
((x) << 8) & 0x00000f00) |
| 1870 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2XAL1_MSB
15 |
| 1871 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2XAL1_LSB
12 |
| 1872 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2XAL1_MASK
0x0000f000 |
| 1873 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2XAL1_GET(x) ((
(x) & 0x0000f000) >> 12) |
| 1874 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2XAL1_SET(x) ((
(x) << 12) & 0x0000f000) |
| 1875 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1NXAL2_MSB
19 |
| 1876 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1NXAL2_LSB
16 |
| 1877 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1NXAL2_MASK
0x000f0000 |
| 1878 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1NXAL2_GET(x) ((
(x) & 0x000f0000) >> 16) |
| 1879 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1NXAL2_SET(x) ((
(x) << 16) & 0x000f0000) |
| 1880 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2NXAL2_MSB
23 |
| 1881 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2NXAL2_LSB
20 |
| 1882 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2NXAL2_MASK
0x00f00000 |
| 1883 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2NXAL2_GET(x) ((
(x) & 0x00f00000) >> 20) |
| 1884 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2NXAL2_SET(x) ((
(x) << 20) & 0x00f00000) |
| 1885 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1XAL2_MSB
27 |
| 1886 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1XAL2_LSB
24 |
| 1887 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1XAL2_MASK
0x0f000000 |
| 1888 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1XAL2_GET(x) ((
(x) & 0x0f000000) >> 24) |
| 1889 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA1XAL2_SET(x) ((
(x) << 24) & 0x0f000000) |
| 1890 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2XAL2_MSB
31 |
| 1891 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2XAL2_LSB
28 |
| 1892 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2XAL2_MASK
0xf0000000 |
| 1893 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2XAL2_GET(x) ((
(x) & 0xf0000000) >> 28) |
| 1894 #define PHY_BB_SWITCH_TABLE_COM2_SWITCH_TABLE_COM_RA2XAL2_SET(x) ((
(x) << 28) & 0xf0000000) |
| 1895 |
| 1896 /* macros for BB_restart */ |
| 1897 #define PHY_BB_RESTART_ADDRESS
0x00009970 |
| 1898 #define PHY_BB_RESTART_OFFSET
0x00009970 |
| 1899 #define PHY_BB_RESTART_ENABLE_RESTART_MSB
0 |
| 1900 #define PHY_BB_RESTART_ENABLE_RESTART_LSB
0 |
| 1901 #define PHY_BB_RESTART_ENABLE_RESTART_MASK
0x00000001 |
| 1902 #define PHY_BB_RESTART_ENABLE_RESTART_GET(x) (
((x) & 0x00000001) >> 0) |
| 1903 #define PHY_BB_RESTART_ENABLE_RESTART_SET(x) (
((x) << 0) & 0x00000001) |
| 1904 #define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_MSB
5 |
| 1905 #define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_LSB
1 |
| 1906 #define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_MASK
0x0000003e |
| 1907 #define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_GET(x) (
((x) & 0x0000003e) >> 1) |
| 1908 #define PHY_BB_RESTART_RESTART_LGFIRPWR_DELTA_SET(x) (
((x) << 1) & 0x0000003e) |
| 1909 #define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_MSB
6 |
| 1910 #define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_LSB
6 |
| 1911 #define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_MASK
0x00000040 |
| 1912 #define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_GET(x) (
((x) & 0x00000040) >> 6) |
| 1913 #define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_SET(x) (
((x) << 6) & 0x00000040) |
| 1914 #define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_MSB
11 |
| 1915 #define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_LSB
7 |
| 1916 #define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_MASK
0x00000f80 |
| 1917 #define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_GET(x) (
((x) & 0x00000f80) >> 7) |
| 1918 #define PHY_BB_RESTART_PWRDROP_LGFIRPWR_DELTA_SET(x) (
((x) << 7) & 0x00000f80) |
| 1919 #define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_MSB
17 |
| 1920 #define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_LSB
12 |
| 1921 #define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_MASK
0x0003f000 |
| 1922 #define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_GET(x) ((
(x) & 0x0003f000) >> 12) |
| 1923 #define PHY_BB_RESTART_OFDM_CCK_RSSI_BIAS_SET(x) ((
(x) << 12) & 0x0003f000) |
| 1924 #define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_MSB
20 |
| 1925 #define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_LSB
18 |
| 1926 #define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_MASK
0x001c0000 |
| 1927 #define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_GET(x) ((
(x) & 0x001c0000) >> 18) |
| 1928 #define PHY_BB_RESTART_ANT_FAST_DIV_GC_LIMIT_SET(x) ((
(x) << 18) & 0x001c0000) |
| 1929 #define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_MSB
21 |
| 1930 #define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_LSB
21 |
| 1931 #define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_MASK
0x00200000 |
| 1932 #define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_GET(x) ((
(x) & 0x00200000) >> 21) |
| 1933 #define PHY_BB_RESTART_ENABLE_ANT_FAST_DIV_M2FLAG_SET(x) ((
(x) << 21) & 0x00200000) |
| 1934 #define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_MSB
28 |
| 1935 #define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_LSB
22 |
| 1936 #define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_MASK
0x1fc00000 |
| 1937 #define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_GET(x) ((
(x) & 0x1fc00000) >> 22) |
| 1938 #define PHY_BB_RESTART_WEAK_RSSI_VOTE_THR_SET(x) ((
(x) << 22) & 0x1fc00000) |
| 1939 #define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_MSB
29 |
| 1940 #define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_LSB
29 |
| 1941 #define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_MASK
0x20000000 |
| 1942 #define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_GET(x) ((
(x) & 0x20000000) >> 29) |
| 1943 #define PHY_BB_RESTART_ENABLE_PWR_DROP_ERR_CCK_SET(x) ((
(x) << 29) & 0x20000000) |
| 1944 #define PHY_BB_RESTART_DISABLE_DC_RESTART_MSB
30 |
| 1945 #define PHY_BB_RESTART_DISABLE_DC_RESTART_LSB
30 |
| 1946 #define PHY_BB_RESTART_DISABLE_DC_RESTART_MASK
0x40000000 |
| 1947 #define PHY_BB_RESTART_DISABLE_DC_RESTART_GET(x) ((
(x) & 0x40000000) >> 30) |
| 1948 #define PHY_BB_RESTART_DISABLE_DC_RESTART_SET(x) ((
(x) << 30) & 0x40000000) |
| 1949 #define PHY_BB_RESTART_RESTART_MODE_BW40_MSB
31 |
| 1950 #define PHY_BB_RESTART_RESTART_MODE_BW40_LSB
31 |
| 1951 #define PHY_BB_RESTART_RESTART_MODE_BW40_MASK
0x80000000 |
| 1952 #define PHY_BB_RESTART_RESTART_MODE_BW40_GET(x) ((
(x) & 0x80000000) >> 31) |
| 1953 #define PHY_BB_RESTART_RESTART_MODE_BW40_SET(x) ((
(x) << 31) & 0x80000000) |
| 1954 |
| 1955 /* macros for BB_scrambler_seed */ |
| 1956 #define PHY_BB_SCRAMBLER_SEED_ADDRESS
0x00009978 |
| 1957 #define PHY_BB_SCRAMBLER_SEED_OFFSET
0x00009978 |
| 1958 #define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_MSB
6 |
| 1959 #define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_LSB
0 |
| 1960 #define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_MASK
0x0000007f |
| 1961 #define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_GET(x) (
((x) & 0x0000007f) >> 0) |
| 1962 #define PHY_BB_SCRAMBLER_SEED_FIXED_SCRAMBLER_SEED_SET(x) (
((x) << 0) & 0x0000007f) |
| 1963 |
| 1964 /* macros for BB_rfbus_request */ |
| 1965 #define PHY_BB_RFBUS_REQUEST_ADDRESS
0x0000997c |
| 1966 #define PHY_BB_RFBUS_REQUEST_OFFSET
0x0000997c |
| 1967 #define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_MSB
0 |
| 1968 #define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_LSB
0 |
| 1969 #define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_MASK
0x00000001 |
| 1970 #define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_GET(x) (
((x) & 0x00000001) >> 0) |
| 1971 #define PHY_BB_RFBUS_REQUEST_RFBUS_REQUEST_SET(x) (
((x) << 0) & 0x00000001) |
| 1972 |
| 1973 /* macros for BB_timing_control_11 */ |
| 1974 #define PHY_BB_TIMING_CONTROL_11_ADDRESS
0x000099a0 |
| 1975 #define PHY_BB_TIMING_CONTROL_11_OFFSET
0x000099a0 |
| 1976 #define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_MSB
19 |
| 1977 #define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_LSB
0 |
| 1978 #define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_MASK
0x000fffff |
| 1979 #define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_GET(x) (
((x) & 0x000fffff) >> 0) |
| 1980 #define PHY_BB_TIMING_CONTROL_11_SPUR_DELTA_PHASE_SET(x) (
((x) << 0) & 0x000fffff) |
| 1981 #define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_MSB
29 |
| 1982 #define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_LSB
20 |
| 1983 #define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_MASK
0x3ff00000 |
| 1984 #define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_GET(x) ((
(x) & 0x3ff00000) >> 20) |
| 1985 #define PHY_BB_TIMING_CONTROL_11_SPUR_FREQ_SD_SET(x) ((
(x) << 20) & 0x3ff00000) |
| 1986 #define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_MSB
30 |
| 1987 #define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_LSB
30 |
| 1988 #define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_MASK
0x40000000 |
| 1989 #define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_GET(x) ((
(x) & 0x40000000) >> 30) |
| 1990 #define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_AGC_SET(x) ((
(x) << 30) & 0x40000000) |
| 1991 #define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_MSB
31 |
| 1992 #define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_LSB
31 |
| 1993 #define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_MASK
0x80000000 |
| 1994 #define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_GET(x) ((
(x) & 0x80000000) >> 31) |
| 1995 #define PHY_BB_TIMING_CONTROL_11_USE_SPUR_FILTER_IN_SELFCOR_SET(x) ((
(x) << 31) & 0x80000000) |
| 1996 |
| 1997 /* macros for BB_multichain_enable */ |
| 1998 #define PHY_BB_MULTICHAIN_ENABLE_ADDRESS
0x000099a4 |
| 1999 #define PHY_BB_MULTICHAIN_ENABLE_OFFSET
0x000099a4 |
| 2000 #define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_MSB
2 |
| 2001 #define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_LSB
0 |
| 2002 #define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_MASK
0x00000007 |
| 2003 #define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_GET(x) (
((x) & 0x00000007) >> 0) |
| 2004 #define PHY_BB_MULTICHAIN_ENABLE_RX_CHAIN_MASK_SET(x) (
((x) << 0) & 0x00000007) |
| 2005 |
| 2006 /* macros for BB_multichain_control */ |
| 2007 #define PHY_BB_MULTICHAIN_CONTROL_ADDRESS
0x000099a8 |
| 2008 #define PHY_BB_MULTICHAIN_CONTROL_OFFSET
0x000099a8 |
| 2009 #define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_MSB
0 |
| 2010 #define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_LSB
0 |
| 2011 #define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_MASK
0x00000001 |
| 2012 #define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_GET(x) (
((x) & 0x00000001) >> 0) |
| 2013 #define PHY_BB_MULTICHAIN_CONTROL_FORCE_ANALOG_GAIN_DIFF_SET(x) (
((x) << 0) & 0x00000001) |
| 2014 #define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_MSB
7 |
| 2015 #define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_LSB
1 |
| 2016 #define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_MASK
0x000000fe |
| 2017 #define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_GET(x) (
((x) & 0x000000fe) >> 1) |
| 2018 #define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_01_SET(x) (
((x) << 1) & 0x000000fe) |
| 2019 #define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_MSB
8 |
| 2020 #define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_LSB
8 |
| 2021 #define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_MASK
0x00000100 |
| 2022 #define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_GET(x) (
((x) & 0x00000100) >> 8) |
| 2023 #define PHY_BB_MULTICHAIN_CONTROL_SYNC_SYNTHON_SET(x) (
((x) << 8) & 0x00000100) |
| 2024 #define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_MSB
9 |
| 2025 #define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_LSB
9 |
| 2026 #define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_MASK
0x00000200 |
| 2027 #define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_GET(x) (
((x) & 0x00000200) >> 9) |
| 2028 #define PHY_BB_MULTICHAIN_CONTROL_USE_POSEDGE_REFCLK_SET(x) (
((x) << 9) & 0x00000200) |
| 2029 #define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_MSB
20 |
| 2030 #define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_LSB
10 |
| 2031 #define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_MASK
0x001ffc00 |
| 2032 #define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_GET(x) ((
(x) & 0x001ffc00) >> 10) |
| 2033 #define PHY_BB_MULTICHAIN_CONTROL_CF_SHORT_SAT_SET(x) ((
(x) << 10) & 0x001ffc00) |
| 2034 #define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_MSB
28 |
| 2035 #define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_LSB
22 |
| 2036 #define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_MASK
0x1fc00000 |
| 2037 #define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_GET(x) ((
(x) & 0x1fc00000) >> 22) |
| 2038 #define PHY_BB_MULTICHAIN_CONTROL_FORCED_GAIN_DIFF_02_SET(x) ((
(x) << 22) & 0x1fc00000) |
| 2039 #define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_MSB
29 |
| 2040 #define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_LSB
29 |
| 2041 #define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_MASK
0x20000000 |
| 2042 #define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_GET(x) ((
(x) & 0x20000000) >> 29) |
| 2043 #define PHY_BB_MULTICHAIN_CONTROL_FORCE_SIGMA_ZERO_SET(x) ((
(x) << 29) & 0x20000000) |
| 2044 |
| 2045 /* macros for BB_multichain_gain_ctrl */ |
| 2046 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ADDRESS
0x000099ac |
| 2047 #define PHY_BB_MULTICHAIN_GAIN_CTRL_OFFSET
0x000099ac |
| 2048 #define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_MSB
7 |
| 2049 #define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_LSB
0 |
| 2050 #define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_MASK
0x000000ff |
| 2051 #define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_GET(x) (
((x) & 0x000000ff) >> 0) |
| 2052 #define PHY_BB_MULTICHAIN_GAIN_CTRL_QUICKDROP_LOW_SET(x) (
((x) << 0) & 0x000000ff) |
| 2053 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_MSB
8 |
| 2054 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_LSB
8 |
| 2055 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_MASK
0x00000100 |
| 2056 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_GET(x) (
((x) & 0x00000100) >> 8) |
| 2057 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_CHECK_STRONG_ANT_SET(x) (
((x) << 8) & 0x00000100) |
| 2058 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_MSB
14 |
| 2059 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_LSB
9 |
| 2060 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_MASK
0x00007e00 |
| 2061 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_GET(x) (
((x) & 0x00007e00) >> 9) |
| 2062 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_FAST_DIV_BIAS_SET(x) (
((x) << 9) & 0x00007e00) |
| 2063 #define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_MSB
20 |
| 2064 #define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_LSB
15 |
| 2065 #define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_MASK
0x001f8000 |
| 2066 #define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_GET(x) ((
(x) & 0x001f8000) >> 15) |
| 2067 #define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_SNR_SET(x) ((
(x) << 15) & 0x001f8000) |
| 2068 #define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_MSB
21 |
| 2069 #define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_LSB
21 |
| 2070 #define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_MASK
0x00200000 |
| 2071 #define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_GET(x) ((
(x) & 0x00200000) >> 21) |
| 2072 #define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_ENA_SET(x) ((
(x) << 21) & 0x00200000) |
| 2073 #define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_MSB
22 |
| 2074 #define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_LSB
22 |
| 2075 #define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_MASK
0x00400000 |
| 2076 #define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_GET(x) ((
(x) & 0x00400000) >> 22) |
| 2077 #define PHY_BB_MULTICHAIN_GAIN_CTRL_CAP_GAIN_RATIO_MODE_SET(x) ((
(x) << 22) & 0x00400000) |
| 2078 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_MSB
23 |
| 2079 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_LSB
23 |
| 2080 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_MASK
0x00800000 |
| 2081 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_GET(x) ((
(x) & 0x00800000) >> 23) |
| 2082 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_SW_RX_PROT_SET(x) ((
(x) << 23) & 0x00800000) |
| 2083 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_MSB
24 |
| 2084 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_LSB
24 |
| 2085 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_MASK
0x01000000 |
| 2086 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_GET(x) ((
(x) & 0x01000000) >> 24) |
| 2087 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ENABLE_ANT_DIV_LNADIV_SET(x) ((
(x) << 24) & 0x01000000) |
| 2088 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_MSB
26 |
| 2089 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_LSB
25 |
| 2090 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_MASK
0x06000000 |
| 2091 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_GET(x) ((
(x) & 0x06000000) >> 25) |
| 2092 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_LNACONF_SET(x) ((
(x) << 25) & 0x06000000) |
| 2093 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_MSB
28 |
| 2094 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_LSB
27 |
| 2095 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_MASK
0x18000000 |
| 2096 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_GET(x) ((
(x) & 0x18000000) >> 27) |
| 2097 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_LNACONF_SET(x) ((
(x) << 27) & 0x18000000) |
| 2098 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_MSB
29 |
| 2099 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_LSB
29 |
| 2100 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_MASK
0x20000000 |
| 2101 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_GET(x) ((
(x) & 0x20000000) >> 29) |
| 2102 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_ALT_GAINTB_SET(x) ((
(x) << 29) & 0x20000000) |
| 2103 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_MSB
30 |
| 2104 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_LSB
30 |
| 2105 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_MASK
0x40000000 |
| 2106 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_GET(x) ((
(x) & 0x40000000) >> 30) |
| 2107 #define PHY_BB_MULTICHAIN_GAIN_CTRL_ANT_DIV_MAIN_GAINTB_SET(x) ((
(x) << 30) & 0x40000000) |
| 2108 |
| 2109 /* macros for BB_adc_gain_dc_corr_b0 */ |
| 2110 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADDRESS
0x000099b4 |
| 2111 #define PHY_BB_ADC_GAIN_DC_CORR_B0_OFFSET
0x000099b4 |
| 2112 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_MSB
5 |
| 2113 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_LSB
0 |
| 2114 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_MASK
0x0000003f |
| 2115 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_GET(x) (
((x) & 0x0000003f) >> 0) |
| 2116 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_Q_COEFF_0_SET(x) (
((x) << 0) & 0x0000003f) |
| 2117 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_MSB
11 |
| 2118 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_LSB
6 |
| 2119 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_MASK
0x00000fc0 |
| 2120 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 2121 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_I_COEFF_0_SET(x) (
((x) << 6) & 0x00000fc0) |
| 2122 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_MSB
20 |
| 2123 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_LSB
12 |
| 2124 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_MASK
0x001ff000 |
| 2125 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_GET(x) ((
(x) & 0x001ff000) >> 12) |
| 2126 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_Q_COEFF_0_SET(x) ((
(x) << 12) & 0x001ff000) |
| 2127 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_MSB
29 |
| 2128 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_LSB
21 |
| 2129 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_MASK
0x3fe00000 |
| 2130 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_GET(x) ((
(x) & 0x3fe00000) >> 21) |
| 2131 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_I_COEFF_0_SET(x) ((
(x) << 21) & 0x3fe00000) |
| 2132 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_ENABLE_MSB
30 |
| 2133 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_ENABLE_LSB
30 |
| 2134 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_ENABLE_MASK
0x40000000 |
| 2135 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_ENABLE_GET(x) ((
(x) & 0x40000000) >> 30) |
| 2136 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_GAIN_CORR_ENABLE_SET(x) ((
(x) << 30) & 0x40000000) |
| 2137 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_ENABLE_MSB
31 |
| 2138 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_ENABLE_LSB
31 |
| 2139 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_ENABLE_MASK
0x80000000 |
| 2140 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_ENABLE_GET(x) ((
(x) & 0x80000000) >> 31) |
| 2141 #define PHY_BB_ADC_GAIN_DC_CORR_B0_ADC_DC_CORR_ENABLE_SET(x) ((
(x) << 31) & 0x80000000) |
| 2142 |
| 2143 /* macros for BB_ext_chan_pwr_thr_1 */ |
| 2144 #define PHY_BB_EXT_CHAN_PWR_THR_1_ADDRESS
0x000099b8 |
| 2145 #define PHY_BB_EXT_CHAN_PWR_THR_1_OFFSET
0x000099b8 |
| 2146 #define PHY_BB_EXT_CHAN_PWR_THR_1_THRESH62_EXT_MSB
7 |
| 2147 #define PHY_BB_EXT_CHAN_PWR_THR_1_THRESH62_EXT_LSB
0 |
| 2148 #define PHY_BB_EXT_CHAN_PWR_THR_1_THRESH62_EXT_MASK
0x000000ff |
| 2149 #define PHY_BB_EXT_CHAN_PWR_THR_1_THRESH62_EXT_GET(x) (
((x) & 0x000000ff) >> 0) |
| 2150 #define PHY_BB_EXT_CHAN_PWR_THR_1_THRESH62_EXT_SET(x) (
((x) << 0) & 0x000000ff) |
| 2151 #define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_MSB
15 |
| 2152 #define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_LSB
8 |
| 2153 #define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_MASK
0x0000ff00 |
| 2154 #define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 2155 #define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_MINGAINIDX_SET(x) (
((x) << 8) & 0x0000ff00) |
| 2156 #define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_MSB
20 |
| 2157 #define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_LSB
16 |
| 2158 #define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_MASK
0x001f0000 |
| 2159 #define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_GET(x) ((
(x) & 0x001f0000) >> 16) |
| 2160 #define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTAGAINIDX_SET(x) ((
(x) << 16) & 0x001f0000) |
| 2161 #define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_MSB
26 |
| 2162 #define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_LSB
21 |
| 2163 #define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_MASK
0x07e00000 |
| 2164 #define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_GET(x) ((
(x) & 0x07e00000) >> 21) |
| 2165 #define PHY_BB_EXT_CHAN_PWR_THR_1_ANT_DIV_ALT_ANT_DELTANF_SET(x) ((
(x) << 21) & 0x07e00000) |
| 2166 |
| 2167 /* macros for BB_ext_chan_pwr_thr_2_b0 */ |
| 2168 #define PHY_BB_EXT_CHAN_PWR_THR_2_B0_ADDRESS
0x000099bc |
| 2169 #define PHY_BB_EXT_CHAN_PWR_THR_2_B0_OFFSET
0x000099bc |
| 2170 #define PHY_BB_EXT_CHAN_PWR_THR_2_B0_CF_MAXCCAPWR_EXT_0_MSB
8 |
| 2171 #define PHY_BB_EXT_CHAN_PWR_THR_2_B0_CF_MAXCCAPWR_EXT_0_LSB
0 |
| 2172 #define PHY_BB_EXT_CHAN_PWR_THR_2_B0_CF_MAXCCAPWR_EXT_0_MASK
0x000001ff |
| 2173 #define PHY_BB_EXT_CHAN_PWR_THR_2_B0_CF_MAXCCAPWR_EXT_0_GET(x) (
((x) & 0x000001ff) >> 0) |
| 2174 #define PHY_BB_EXT_CHAN_PWR_THR_2_B0_CF_MAXCCAPWR_EXT_0_SET(x) (
((x) << 0) & 0x000001ff) |
| 2175 #define PHY_BB_EXT_CHAN_PWR_THR_2_B0_CYCPWR_THR1_EXT_MSB
15 |
| 2176 #define PHY_BB_EXT_CHAN_PWR_THR_2_B0_CYCPWR_THR1_EXT_LSB
9 |
| 2177 #define PHY_BB_EXT_CHAN_PWR_THR_2_B0_CYCPWR_THR1_EXT_MASK
0x0000fe00 |
| 2178 #define PHY_BB_EXT_CHAN_PWR_THR_2_B0_CYCPWR_THR1_EXT_GET(x) (
((x) & 0x0000fe00) >> 9) |
| 2179 #define PHY_BB_EXT_CHAN_PWR_THR_2_B0_CYCPWR_THR1_EXT_SET(x) (
((x) << 9) & 0x0000fe00) |
| 2180 #define PHY_BB_EXT_CHAN_PWR_THR_2_B0_MINCCAPWR_EXT_0_MSB
24 |
| 2181 #define PHY_BB_EXT_CHAN_PWR_THR_2_B0_MINCCAPWR_EXT_0_LSB
16 |
| 2182 #define PHY_BB_EXT_CHAN_PWR_THR_2_B0_MINCCAPWR_EXT_0_MASK
0x01ff0000 |
| 2183 #define PHY_BB_EXT_CHAN_PWR_THR_2_B0_MINCCAPWR_EXT_0_GET(x) ((
(x) & 0x01ff0000) >> 16) |
| 2184 |
| 2185 /* macros for BB_ext_chan_scorr_thr */ |
| 2186 #define PHY_BB_EXT_CHAN_SCORR_THR_ADDRESS
0x000099c0 |
| 2187 #define PHY_BB_EXT_CHAN_SCORR_THR_OFFSET
0x000099c0 |
| 2188 #define PHY_BB_EXT_CHAN_SCORR_THR_M1_THRES_EXT_MSB
6 |
| 2189 #define PHY_BB_EXT_CHAN_SCORR_THR_M1_THRES_EXT_LSB
0 |
| 2190 #define PHY_BB_EXT_CHAN_SCORR_THR_M1_THRES_EXT_MASK
0x0000007f |
| 2191 #define PHY_BB_EXT_CHAN_SCORR_THR_M1_THRES_EXT_GET(x) (
((x) & 0x0000007f) >> 0) |
| 2192 #define PHY_BB_EXT_CHAN_SCORR_THR_M1_THRES_EXT_SET(x) (
((x) << 0) & 0x0000007f) |
| 2193 #define PHY_BB_EXT_CHAN_SCORR_THR_M2_THRES_EXT_MSB
13 |
| 2194 #define PHY_BB_EXT_CHAN_SCORR_THR_M2_THRES_EXT_LSB
7 |
| 2195 #define PHY_BB_EXT_CHAN_SCORR_THR_M2_THRES_EXT_MASK
0x00003f80 |
| 2196 #define PHY_BB_EXT_CHAN_SCORR_THR_M2_THRES_EXT_GET(x) (
((x) & 0x00003f80) >> 7) |
| 2197 #define PHY_BB_EXT_CHAN_SCORR_THR_M2_THRES_EXT_SET(x) (
((x) << 7) & 0x00003f80) |
| 2198 #define PHY_BB_EXT_CHAN_SCORR_THR_M1_THRES_LOW_EXT_MSB
20 |
| 2199 #define PHY_BB_EXT_CHAN_SCORR_THR_M1_THRES_LOW_EXT_LSB
14 |
| 2200 #define PHY_BB_EXT_CHAN_SCORR_THR_M1_THRES_LOW_EXT_MASK
0x001fc000 |
| 2201 #define PHY_BB_EXT_CHAN_SCORR_THR_M1_THRES_LOW_EXT_GET(x) ((
(x) & 0x001fc000) >> 14) |
| 2202 #define PHY_BB_EXT_CHAN_SCORR_THR_M1_THRES_LOW_EXT_SET(x) ((
(x) << 14) & 0x001fc000) |
| 2203 #define PHY_BB_EXT_CHAN_SCORR_THR_M2_THRES_LOW_EXT_MSB
27 |
| 2204 #define PHY_BB_EXT_CHAN_SCORR_THR_M2_THRES_LOW_EXT_LSB
21 |
| 2205 #define PHY_BB_EXT_CHAN_SCORR_THR_M2_THRES_LOW_EXT_MASK
0x0fe00000 |
| 2206 #define PHY_BB_EXT_CHAN_SCORR_THR_M2_THRES_LOW_EXT_GET(x) ((
(x) & 0x0fe00000) >> 21) |
| 2207 #define PHY_BB_EXT_CHAN_SCORR_THR_M2_THRES_LOW_EXT_SET(x) ((
(x) << 21) & 0x0fe00000) |
| 2208 #define PHY_BB_EXT_CHAN_SCORR_THR_SPUR_SUBCHANNEL_SD_MSB
28 |
| 2209 #define PHY_BB_EXT_CHAN_SCORR_THR_SPUR_SUBCHANNEL_SD_LSB
28 |
| 2210 #define PHY_BB_EXT_CHAN_SCORR_THR_SPUR_SUBCHANNEL_SD_MASK
0x10000000 |
| 2211 #define PHY_BB_EXT_CHAN_SCORR_THR_SPUR_SUBCHANNEL_SD_GET(x) ((
(x) & 0x10000000) >> 28) |
| 2212 #define PHY_BB_EXT_CHAN_SCORR_THR_SPUR_SUBCHANNEL_SD_SET(x) ((
(x) << 28) & 0x10000000) |
| 2213 |
| 2214 /* macros for BB_ext_chan_detect_win */ |
| 2215 #define PHY_BB_EXT_CHAN_DETECT_WIN_ADDRESS
0x000099c4 |
| 2216 #define PHY_BB_EXT_CHAN_DETECT_WIN_OFFSET
0x000099c4 |
| 2217 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_WEAK_MSB
3 |
| 2218 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_WEAK_LSB
0 |
| 2219 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_WEAK_MASK
0x0000000f |
| 2220 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_WEAK_GET(x) (
((x) & 0x0000000f) >> 0) |
| 2221 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_WEAK_SET(x) (
((x) << 0) & 0x0000000f) |
| 2222 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_WEAK_LOW_MSB
7 |
| 2223 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_WEAK_LOW_LSB
4 |
| 2224 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_WEAK_LOW_MASK
0x000000f0 |
| 2225 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_WEAK_LOW_GET(x) (
((x) & 0x000000f0) >> 4) |
| 2226 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_WEAK_LOW_SET(x) (
((x) << 4) & 0x000000f0) |
| 2227 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_WEAK_CCK_MSB
12 |
| 2228 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_WEAK_CCK_LSB
8 |
| 2229 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_WEAK_CCK_MASK
0x00001f00 |
| 2230 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_WEAK_CCK_GET(x) (
((x) & 0x00001f00) >> 8) |
| 2231 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_WEAK_CCK_SET(x) (
((x) << 8) & 0x00001f00) |
| 2232 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_20H_COUNT_MSB
15 |
| 2233 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_20H_COUNT_LSB
13 |
| 2234 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_20H_COUNT_MASK
0x0000e000 |
| 2235 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_20H_COUNT_GET(x) ((
(x) & 0x0000e000) >> 13) |
| 2236 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_20H_COUNT_SET(x) ((
(x) << 13) & 0x0000e000) |
| 2237 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_EXT_BLK_COUNT_MSB
18 |
| 2238 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_EXT_BLK_COUNT_LSB
16 |
| 2239 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_EXT_BLK_COUNT_MASK
0x00070000 |
| 2240 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_EXT_BLK_COUNT_GET(x) ((
(x) & 0x00070000) >> 16) |
| 2241 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_EXT_BLK_COUNT_SET(x) ((
(x) << 16) & 0x00070000) |
| 2242 #define PHY_BB_EXT_CHAN_DETECT_WIN_WEAK_SIG_THR_CCK_EXT_MSB
24 |
| 2243 #define PHY_BB_EXT_CHAN_DETECT_WIN_WEAK_SIG_THR_CCK_EXT_LSB
19 |
| 2244 #define PHY_BB_EXT_CHAN_DETECT_WIN_WEAK_SIG_THR_CCK_EXT_MASK
0x01f80000 |
| 2245 #define PHY_BB_EXT_CHAN_DETECT_WIN_WEAK_SIG_THR_CCK_EXT_GET(x) ((
(x) & 0x01f80000) >> 19) |
| 2246 #define PHY_BB_EXT_CHAN_DETECT_WIN_WEAK_SIG_THR_CCK_EXT_SET(x) ((
(x) << 19) & 0x01f80000) |
| 2247 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_THRESH_MSB
28 |
| 2248 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_THRESH_LSB
25 |
| 2249 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_THRESH_MASK
0x1e000000 |
| 2250 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_THRESH_GET(x) ((
(x) & 0x1e000000) >> 25) |
| 2251 #define PHY_BB_EXT_CHAN_DETECT_WIN_DET_DIFF_WIN_THRESH_SET(x) ((
(x) << 25) & 0x1e000000) |
| 2252 |
| 2253 /* macros for BB_pwr_thr_20_40_det */ |
| 2254 #define PHY_BB_PWR_THR_20_40_DET_ADDRESS
0x000099c8 |
| 2255 #define PHY_BB_PWR_THR_20_40_DET_OFFSET
0x000099c8 |
| 2256 #define PHY_BB_PWR_THR_20_40_DET_PWRDIFF40_THRSTR_MSB
4 |
| 2257 #define PHY_BB_PWR_THR_20_40_DET_PWRDIFF40_THRSTR_LSB
0 |
| 2258 #define PHY_BB_PWR_THR_20_40_DET_PWRDIFF40_THRSTR_MASK
0x0000001f |
| 2259 #define PHY_BB_PWR_THR_20_40_DET_PWRDIFF40_THRSTR_GET(x) (
((x) & 0x0000001f) >> 0) |
| 2260 #define PHY_BB_PWR_THR_20_40_DET_PWRDIFF40_THRSTR_SET(x) (
((x) << 0) & 0x0000001f) |
| 2261 #define PHY_BB_PWR_THR_20_40_DET_BLOCKER40_MAX_MSB
10 |
| 2262 #define PHY_BB_PWR_THR_20_40_DET_BLOCKER40_MAX_LSB
5 |
| 2263 #define PHY_BB_PWR_THR_20_40_DET_BLOCKER40_MAX_MASK
0x000007e0 |
| 2264 #define PHY_BB_PWR_THR_20_40_DET_BLOCKER40_MAX_GET(x) (
((x) & 0x000007e0) >> 5) |
| 2265 #define PHY_BB_PWR_THR_20_40_DET_BLOCKER40_MAX_SET(x) (
((x) << 5) & 0x000007e0) |
| 2266 #define PHY_BB_PWR_THR_20_40_DET_DET40_PWRSTEP_MAX_MSB
15 |
| 2267 #define PHY_BB_PWR_THR_20_40_DET_DET40_PWRSTEP_MAX_LSB
11 |
| 2268 #define PHY_BB_PWR_THR_20_40_DET_DET40_PWRSTEP_MAX_MASK
0x0000f800 |
| 2269 #define PHY_BB_PWR_THR_20_40_DET_DET40_PWRSTEP_MAX_GET(x) ((
(x) & 0x0000f800) >> 11) |
| 2270 #define PHY_BB_PWR_THR_20_40_DET_DET40_PWRSTEP_MAX_SET(x) ((
(x) << 11) & 0x0000f800) |
| 2271 #define PHY_BB_PWR_THR_20_40_DET_DET40_THR_SNR_MSB
23 |
| 2272 #define PHY_BB_PWR_THR_20_40_DET_DET40_THR_SNR_LSB
16 |
| 2273 #define PHY_BB_PWR_THR_20_40_DET_DET40_THR_SNR_MASK
0x00ff0000 |
| 2274 #define PHY_BB_PWR_THR_20_40_DET_DET40_THR_SNR_GET(x) ((
(x) & 0x00ff0000) >> 16) |
| 2275 #define PHY_BB_PWR_THR_20_40_DET_DET40_THR_SNR_SET(x) ((
(x) << 16) & 0x00ff0000) |
| 2276 #define PHY_BB_PWR_THR_20_40_DET_DET40_PRI_BIAS_MSB
28 |
| 2277 #define PHY_BB_PWR_THR_20_40_DET_DET40_PRI_BIAS_LSB
24 |
| 2278 #define PHY_BB_PWR_THR_20_40_DET_DET40_PRI_BIAS_MASK
0x1f000000 |
| 2279 #define PHY_BB_PWR_THR_20_40_DET_DET40_PRI_BIAS_GET(x) ((
(x) & 0x1f000000) >> 24) |
| 2280 #define PHY_BB_PWR_THR_20_40_DET_DET40_PRI_BIAS_SET(x) ((
(x) << 24) & 0x1f000000) |
| 2281 #define PHY_BB_PWR_THR_20_40_DET_PWRSTEP40_ENA_MSB
29 |
| 2282 #define PHY_BB_PWR_THR_20_40_DET_PWRSTEP40_ENA_LSB
29 |
| 2283 #define PHY_BB_PWR_THR_20_40_DET_PWRSTEP40_ENA_MASK
0x20000000 |
| 2284 #define PHY_BB_PWR_THR_20_40_DET_PWRSTEP40_ENA_GET(x) ((
(x) & 0x20000000) >> 29) |
| 2285 #define PHY_BB_PWR_THR_20_40_DET_PWRSTEP40_ENA_SET(x) ((
(x) << 29) & 0x20000000) |
| 2286 #define PHY_BB_PWR_THR_20_40_DET_LOWSNR40_ENA_MSB
30 |
| 2287 #define PHY_BB_PWR_THR_20_40_DET_LOWSNR40_ENA_LSB
30 |
| 2288 #define PHY_BB_PWR_THR_20_40_DET_LOWSNR40_ENA_MASK
0x40000000 |
| 2289 #define PHY_BB_PWR_THR_20_40_DET_LOWSNR40_ENA_GET(x) ((
(x) & 0x40000000) >> 30) |
| 2290 #define PHY_BB_PWR_THR_20_40_DET_LOWSNR40_ENA_SET(x) ((
(x) << 30) & 0x40000000) |
| 2291 |
| 2292 /* macros for BB_short_gi_delta_slope */ |
| 2293 #define PHY_BB_SHORT_GI_DELTA_SLOPE_ADDRESS
0x000099d0 |
| 2294 #define PHY_BB_SHORT_GI_DELTA_SLOPE_OFFSET
0x000099d0 |
| 2295 #define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_MSB
3 |
| 2296 #define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_LSB
0 |
| 2297 #define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_MASK
0x0000000f |
| 2298 #define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_GET(x) (
((x) & 0x0000000f) >> 0) |
| 2299 #define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_EXP_SHORT_GI_SET(x) (
((x) << 0) & 0x0000000f) |
| 2300 #define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_MSB
18 |
| 2301 #define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_LSB
4 |
| 2302 #define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_MASK
0x0007fff0 |
| 2303 #define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_GET(x) (
((x) & 0x0007fff0) >> 4) |
| 2304 #define PHY_BB_SHORT_GI_DELTA_SLOPE_DELTA_SLOPE_COEF_MAN_SHORT_GI_SET(x) (
((x) << 4) & 0x0007fff0) |
| 2305 |
| 2306 /* macros for BB_chaninfo_ctrl */ |
| 2307 #define PHY_BB_CHANINFO_CTRL_ADDRESS
0x000099dc |
| 2308 #define PHY_BB_CHANINFO_CTRL_OFFSET
0x000099dc |
| 2309 #define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_MSB
0 |
| 2310 #define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_LSB
0 |
| 2311 #define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_MASK
0x00000001 |
| 2312 #define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_GET(x) (
((x) & 0x00000001) >> 0) |
| 2313 #define PHY_BB_CHANINFO_CTRL_CAPTURE_CHAN_INFO_SET(x) (
((x) << 0) & 0x00000001) |
| 2314 #define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_MSB
1 |
| 2315 #define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_LSB
1 |
| 2316 #define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_MASK
0x00000002 |
| 2317 #define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_GET(x) (
((x) & 0x00000002) >> 1) |
| 2318 #define PHY_BB_CHANINFO_CTRL_DISABLE_CHANINFOMEM_SET(x) (
((x) << 1) & 0x00000002) |
| 2319 |
| 2320 /* macros for BB_heavy_clip_ctrl */ |
| 2321 #define PHY_BB_HEAVY_CLIP_CTRL_ADDRESS
0x000099e0 |
| 2322 #define PHY_BB_HEAVY_CLIP_CTRL_OFFSET
0x000099e0 |
| 2323 #define PHY_BB_HEAVY_CLIP_CTRL_CF_HEAVY_CLIP_ENABLE_MSB
8 |
| 2324 #define PHY_BB_HEAVY_CLIP_CTRL_CF_HEAVY_CLIP_ENABLE_LSB
0 |
| 2325 #define PHY_BB_HEAVY_CLIP_CTRL_CF_HEAVY_CLIP_ENABLE_MASK
0x000001ff |
| 2326 #define PHY_BB_HEAVY_CLIP_CTRL_CF_HEAVY_CLIP_ENABLE_GET(x) (
((x) & 0x000001ff) >> 0) |
| 2327 #define PHY_BB_HEAVY_CLIP_CTRL_CF_HEAVY_CLIP_ENABLE_SET(x) (
((x) << 0) & 0x000001ff) |
| 2328 #define PHY_BB_HEAVY_CLIP_CTRL_PRE_EMP_HT40_ENABLE_MSB
9 |
| 2329 #define PHY_BB_HEAVY_CLIP_CTRL_PRE_EMP_HT40_ENABLE_LSB
9 |
| 2330 #define PHY_BB_HEAVY_CLIP_CTRL_PRE_EMP_HT40_ENABLE_MASK
0x00000200 |
| 2331 #define PHY_BB_HEAVY_CLIP_CTRL_PRE_EMP_HT40_ENABLE_GET(x) (
((x) & 0x00000200) >> 9) |
| 2332 #define PHY_BB_HEAVY_CLIP_CTRL_PRE_EMP_HT40_ENABLE_SET(x) (
((x) << 9) & 0x00000200) |
| 2333 |
| 2334 /* macros for BB_heavy_clip_20 */ |
| 2335 #define PHY_BB_HEAVY_CLIP_20_ADDRESS
0x000099e4 |
| 2336 #define PHY_BB_HEAVY_CLIP_20_OFFSET
0x000099e4 |
| 2337 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_0_MSB
7 |
| 2338 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_0_LSB
0 |
| 2339 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_0_MASK
0x000000ff |
| 2340 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_0_GET(x) (
((x) & 0x000000ff) >> 0) |
| 2341 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_0_SET(x) (
((x) << 0) & 0x000000ff) |
| 2342 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_1_MSB
15 |
| 2343 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_1_LSB
8 |
| 2344 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_1_MASK
0x0000ff00 |
| 2345 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_1_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 2346 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_1_SET(x) (
((x) << 8) & 0x0000ff00) |
| 2347 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_2_MSB
23 |
| 2348 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_2_LSB
16 |
| 2349 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_2_MASK
0x00ff0000 |
| 2350 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_2_GET(x) ((
(x) & 0x00ff0000) >> 16) |
| 2351 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_2_SET(x) ((
(x) << 16) & 0x00ff0000) |
| 2352 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_3_MSB
31 |
| 2353 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_3_LSB
24 |
| 2354 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_3_MASK
0xff000000 |
| 2355 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_3_GET(x) ((
(x) & 0xff000000) >> 24) |
| 2356 #define PHY_BB_HEAVY_CLIP_20_HEAVY_CLIP_FACTOR_3_SET(x) ((
(x) << 24) & 0xff000000) |
| 2357 |
| 2358 /* macros for BB_heavy_clip_40 */ |
| 2359 #define PHY_BB_HEAVY_CLIP_40_ADDRESS
0x000099e8 |
| 2360 #define PHY_BB_HEAVY_CLIP_40_OFFSET
0x000099e8 |
| 2361 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_4_MSB
7 |
| 2362 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_4_LSB
0 |
| 2363 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_4_MASK
0x000000ff |
| 2364 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_4_GET(x) (
((x) & 0x000000ff) >> 0) |
| 2365 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_4_SET(x) (
((x) << 0) & 0x000000ff) |
| 2366 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_5_MSB
15 |
| 2367 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_5_LSB
8 |
| 2368 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_5_MASK
0x0000ff00 |
| 2369 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_5_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 2370 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_5_SET(x) (
((x) << 8) & 0x0000ff00) |
| 2371 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_6_MSB
23 |
| 2372 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_6_LSB
16 |
| 2373 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_6_MASK
0x00ff0000 |
| 2374 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_6_GET(x) ((
(x) & 0x00ff0000) >> 16) |
| 2375 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_6_SET(x) ((
(x) << 16) & 0x00ff0000) |
| 2376 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_7_MSB
31 |
| 2377 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_7_LSB
24 |
| 2378 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_7_MASK
0xff000000 |
| 2379 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_7_GET(x) ((
(x) & 0xff000000) >> 24) |
| 2380 #define PHY_BB_HEAVY_CLIP_40_HEAVY_CLIP_FACTOR_7_SET(x) ((
(x) << 24) & 0xff000000) |
| 2381 |
| 2382 /* macros for BB_rifs_srch */ |
| 2383 #define PHY_BB_RIFS_SRCH_ADDRESS
0x000099ec |
| 2384 #define PHY_BB_RIFS_SRCH_OFFSET
0x000099ec |
| 2385 #define PHY_BB_RIFS_SRCH_HEAVY_CLIP_FACTOR_XR_MSB
7 |
| 2386 #define PHY_BB_RIFS_SRCH_HEAVY_CLIP_FACTOR_XR_LSB
0 |
| 2387 #define PHY_BB_RIFS_SRCH_HEAVY_CLIP_FACTOR_XR_MASK
0x000000ff |
| 2388 #define PHY_BB_RIFS_SRCH_HEAVY_CLIP_FACTOR_XR_GET(x) (
((x) & 0x000000ff) >> 0) |
| 2389 #define PHY_BB_RIFS_SRCH_HEAVY_CLIP_FACTOR_XR_SET(x) (
((x) << 0) & 0x000000ff) |
| 2390 #define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_MSB
15 |
| 2391 #define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_LSB
8 |
| 2392 #define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_MASK
0x0000ff00 |
| 2393 #define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 2394 #define PHY_BB_RIFS_SRCH_INIT_GAIN_DB_OFFSET_SET(x) (
((x) << 8) & 0x0000ff00) |
| 2395 #define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_MSB
25 |
| 2396 #define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_LSB
16 |
| 2397 #define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_MASK
0x03ff0000 |
| 2398 #define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_GET(x) ((
(x) & 0x03ff0000) >> 16) |
| 2399 #define PHY_BB_RIFS_SRCH_RIFS_INIT_DELAY_SET(x) ((
(x) << 16) & 0x03ff0000) |
| 2400 #define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_MSB
26 |
| 2401 #define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_LSB
26 |
| 2402 #define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_MASK
0x04000000 |
| 2403 #define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_GET(x) ((
(x) & 0x04000000) >> 26) |
| 2404 #define PHY_BB_RIFS_SRCH_RIFS_DISABLE_PWRLOW_GC_SET(x) ((
(x) << 26) & 0x04000000) |
| 2405 #define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_MSB
27 |
| 2406 #define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_LSB
27 |
| 2407 #define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_MASK
0x08000000 |
| 2408 #define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_GET(x) ((
(x) & 0x08000000) >> 27) |
| 2409 #define PHY_BB_RIFS_SRCH_RIFS_DISABLE_CCK_DET_SET(x) ((
(x) << 27) & 0x08000000) |
| 2410 |
| 2411 /* macros for BB_iq_adc_cal_mode */ |
| 2412 #define PHY_BB_IQ_ADC_CAL_MODE_ADDRESS
0x000099f0 |
| 2413 #define PHY_BB_IQ_ADC_CAL_MODE_OFFSET
0x000099f0 |
| 2414 #define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_MSB
1 |
| 2415 #define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_LSB
0 |
| 2416 #define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_MASK
0x00000003 |
| 2417 #define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_GET(x) (
((x) & 0x00000003) >> 0) |
| 2418 #define PHY_BB_IQ_ADC_CAL_MODE_GAIN_DC_IQ_CAL_MODE_SET(x) (
((x) << 0) & 0x00000003) |
| 2419 #define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_MSB
2 |
| 2420 #define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_LSB
2 |
| 2421 #define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_MASK
0x00000004 |
| 2422 #define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_GET(x) (
((x) & 0x00000004) >> 2) |
| 2423 #define PHY_BB_IQ_ADC_CAL_MODE_TEST_CALADCOFF_SET(x) (
((x) << 2) & 0x00000004) |
| 2424 |
| 2425 /* macros for BB_per_chain_csd */ |
| 2426 #define PHY_BB_PER_CHAIN_CSD_ADDRESS
0x000099fc |
| 2427 #define PHY_BB_PER_CHAIN_CSD_OFFSET
0x000099fc |
| 2428 #define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_MSB
4 |
| 2429 #define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_LSB
0 |
| 2430 #define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_MASK
0x0000001f |
| 2431 #define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_GET(x) (
((x) & 0x0000001f) >> 0) |
| 2432 #define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_2CHAINS_SET(x) (
((x) << 0) & 0x0000001f) |
| 2433 #define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_MSB
9 |
| 2434 #define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_LSB
5 |
| 2435 #define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_MASK
0x000003e0 |
| 2436 #define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_GET(x) (
((x) & 0x000003e0) >> 5) |
| 2437 #define PHY_BB_PER_CHAIN_CSD_CSD_CHN1_3CHAINS_SET(x) (
((x) << 5) & 0x000003e0) |
| 2438 #define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_MSB
14 |
| 2439 #define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_LSB
10 |
| 2440 #define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_MASK
0x00007c00 |
| 2441 #define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_GET(x) ((
(x) & 0x00007c00) >> 10) |
| 2442 #define PHY_BB_PER_CHAIN_CSD_CSD_CHN2_3CHAINS_SET(x) ((
(x) << 10) & 0x00007c00) |
| 2443 |
| 2444 /* macros for BB_rx_ocgain */ |
| 2445 #define PHY_BB_RX_OCGAIN_ADDRESS
0x00009a00 |
| 2446 #define PHY_BB_RX_OCGAIN_OFFSET
0x00009a00 |
| 2447 #define PHY_BB_RX_OCGAIN_GAIN_ENTRY_MSB
31 |
| 2448 #define PHY_BB_RX_OCGAIN_GAIN_ENTRY_LSB
0 |
| 2449 #define PHY_BB_RX_OCGAIN_GAIN_ENTRY_MASK
0xffffffff |
| 2450 #define PHY_BB_RX_OCGAIN_GAIN_ENTRY_SET(x) (
((x) << 0) & 0xffffffff) |
| 2451 |
| 2452 /* macros for BB_tx_crc */ |
| 2453 #define PHY_BB_TX_CRC_ADDRESS
0x00009c00 |
| 2454 #define PHY_BB_TX_CRC_OFFSET
0x00009c00 |
| 2455 #define PHY_BB_TX_CRC_TX_CRC_MSB
15 |
| 2456 #define PHY_BB_TX_CRC_TX_CRC_LSB
0 |
| 2457 #define PHY_BB_TX_CRC_TX_CRC_MASK
0x0000ffff |
| 2458 #define PHY_BB_TX_CRC_TX_CRC_GET(x) (
((x) & 0x0000ffff) >> 0) |
| 2459 |
| 2460 /* macros for BB_iq_adc_meas_0_b0 */ |
| 2461 #define PHY_BB_IQ_ADC_MEAS_0_B0_ADDRESS
0x00009c10 |
| 2462 #define PHY_BB_IQ_ADC_MEAS_0_B0_OFFSET
0x00009c10 |
| 2463 #define PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_MSB
31 |
| 2464 #define PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_LSB
0 |
| 2465 #define PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_MASK
0xffffffff |
| 2466 #define PHY_BB_IQ_ADC_MEAS_0_B0_GAIN_DC_IQ_CAL_MEAS_0_0_GET(x) (
((x) & 0xffffffff) >> 0) |
| 2467 |
| 2468 /* macros for BB_iq_adc_meas_1_b0 */ |
| 2469 #define PHY_BB_IQ_ADC_MEAS_1_B0_ADDRESS
0x00009c14 |
| 2470 #define PHY_BB_IQ_ADC_MEAS_1_B0_OFFSET
0x00009c14 |
| 2471 #define PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_MSB
31 |
| 2472 #define PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_LSB
0 |
| 2473 #define PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_MASK
0xffffffff |
| 2474 #define PHY_BB_IQ_ADC_MEAS_1_B0_GAIN_DC_IQ_CAL_MEAS_1_0_GET(x) (
((x) & 0xffffffff) >> 0) |
| 2475 |
| 2476 /* macros for BB_iq_adc_meas_2_b0 */ |
| 2477 #define PHY_BB_IQ_ADC_MEAS_2_B0_ADDRESS
0x00009c18 |
| 2478 #define PHY_BB_IQ_ADC_MEAS_2_B0_OFFSET
0x00009c18 |
| 2479 #define PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_MSB
31 |
| 2480 #define PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_LSB
0 |
| 2481 #define PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_MASK
0xffffffff |
| 2482 #define PHY_BB_IQ_ADC_MEAS_2_B0_GAIN_DC_IQ_CAL_MEAS_2_0_GET(x) (
((x) & 0xffffffff) >> 0) |
| 2483 |
| 2484 /* macros for BB_iq_adc_meas_3_b0 */ |
| 2485 #define PHY_BB_IQ_ADC_MEAS_3_B0_ADDRESS
0x00009c1c |
| 2486 #define PHY_BB_IQ_ADC_MEAS_3_B0_OFFSET
0x00009c1c |
| 2487 #define PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_MSB
31 |
| 2488 #define PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_LSB
0 |
| 2489 #define PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_MASK
0xffffffff |
| 2490 #define PHY_BB_IQ_ADC_MEAS_3_B0_GAIN_DC_IQ_CAL_MEAS_3_0_GET(x) (
((x) & 0xffffffff) >> 0) |
| 2491 |
| 2492 /* macros for BB_rfbus_grant */ |
| 2493 #define PHY_BB_RFBUS_GRANT_ADDRESS
0x00009c20 |
| 2494 #define PHY_BB_RFBUS_GRANT_OFFSET
0x00009c20 |
| 2495 #define PHY_BB_RFBUS_GRANT_RFBUS_GRANT_MSB
0 |
| 2496 #define PHY_BB_RFBUS_GRANT_RFBUS_GRANT_LSB
0 |
| 2497 #define PHY_BB_RFBUS_GRANT_RFBUS_GRANT_MASK
0x00000001 |
| 2498 #define PHY_BB_RFBUS_GRANT_RFBUS_GRANT_GET(x) (
((x) & 0x00000001) >> 0) |
| 2499 #define PHY_BB_RFBUS_GRANT_BT_ANT_MSB
1 |
| 2500 #define PHY_BB_RFBUS_GRANT_BT_ANT_LSB
1 |
| 2501 #define PHY_BB_RFBUS_GRANT_BT_ANT_MASK
0x00000002 |
| 2502 #define PHY_BB_RFBUS_GRANT_BT_ANT_GET(x) (
((x) & 0x00000002) >> 1) |
| 2503 |
| 2504 /* macros for BB_tstadc */ |
| 2505 #define PHY_BB_TSTADC_ADDRESS
0x00009c24 |
| 2506 #define PHY_BB_TSTADC_OFFSET
0x00009c24 |
| 2507 #define PHY_BB_TSTADC_TSTADC_OUT_Q_MSB
9 |
| 2508 #define PHY_BB_TSTADC_TSTADC_OUT_Q_LSB
0 |
| 2509 #define PHY_BB_TSTADC_TSTADC_OUT_Q_MASK
0x000003ff |
| 2510 #define PHY_BB_TSTADC_TSTADC_OUT_Q_GET(x) (
((x) & 0x000003ff) >> 0) |
| 2511 #define PHY_BB_TSTADC_TSTADC_OUT_I_MSB
19 |
| 2512 #define PHY_BB_TSTADC_TSTADC_OUT_I_LSB
10 |
| 2513 #define PHY_BB_TSTADC_TSTADC_OUT_I_MASK
0x000ffc00 |
| 2514 #define PHY_BB_TSTADC_TSTADC_OUT_I_GET(x) ((
(x) & 0x000ffc00) >> 10) |
| 2515 |
| 2516 /* macros for BB_tstdac */ |
| 2517 #define PHY_BB_TSTDAC_ADDRESS
0x00009c28 |
| 2518 #define PHY_BB_TSTDAC_OFFSET
0x00009c28 |
| 2519 #define PHY_BB_TSTDAC_TSTDAC_OUT_Q_MSB
9 |
| 2520 #define PHY_BB_TSTDAC_TSTDAC_OUT_Q_LSB
0 |
| 2521 #define PHY_BB_TSTDAC_TSTDAC_OUT_Q_MASK
0x000003ff |
| 2522 #define PHY_BB_TSTDAC_TSTDAC_OUT_Q_GET(x) (
((x) & 0x000003ff) >> 0) |
| 2523 #define PHY_BB_TSTDAC_TSTDAC_OUT_I_MSB
19 |
| 2524 #define PHY_BB_TSTDAC_TSTDAC_OUT_I_LSB
10 |
| 2525 #define PHY_BB_TSTDAC_TSTDAC_OUT_I_MASK
0x000ffc00 |
| 2526 #define PHY_BB_TSTDAC_TSTDAC_OUT_I_GET(x) ((
(x) & 0x000ffc00) >> 10) |
| 2527 |
| 2528 /* macros for BB_illegal_tx_rate */ |
| 2529 #define PHY_BB_ILLEGAL_TX_RATE_ADDRESS
0x00009c30 |
| 2530 #define PHY_BB_ILLEGAL_TX_RATE_OFFSET
0x00009c30 |
| 2531 #define PHY_BB_ILLEGAL_TX_RATE_ILLEGAL_TX_RATE_MSB
0 |
| 2532 #define PHY_BB_ILLEGAL_TX_RATE_ILLEGAL_TX_RATE_LSB
0 |
| 2533 #define PHY_BB_ILLEGAL_TX_RATE_ILLEGAL_TX_RATE_MASK
0x00000001 |
| 2534 #define PHY_BB_ILLEGAL_TX_RATE_ILLEGAL_TX_RATE_GET(x) (
((x) & 0x00000001) >> 0) |
| 2535 |
| 2536 /* macros for BB_spur_report_b0 */ |
| 2537 #define PHY_BB_SPUR_REPORT_B0_ADDRESS
0x00009c34 |
| 2538 #define PHY_BB_SPUR_REPORT_B0_OFFSET
0x00009c34 |
| 2539 #define PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_MSB
7 |
| 2540 #define PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_LSB
0 |
| 2541 #define PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_MASK
0x000000ff |
| 2542 #define PHY_BB_SPUR_REPORT_B0_SPUR_EST_I_0_GET(x) (
((x) & 0x000000ff) >> 0) |
| 2543 #define PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_MSB
15 |
| 2544 #define PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_LSB
8 |
| 2545 #define PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_MASK
0x0000ff00 |
| 2546 #define PHY_BB_SPUR_REPORT_B0_SPUR_EST_Q_0_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 2547 #define PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_MSB
31 |
| 2548 #define PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_LSB
16 |
| 2549 #define PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_MASK
0xffff0000 |
| 2550 #define PHY_BB_SPUR_REPORT_B0_POWER_WITH_SPUR_REMOVED_0_GET(x) ((
(x) & 0xffff0000) >> 16) |
| 2551 |
| 2552 /* macros for BB_channel_status */ |
| 2553 #define PHY_BB_CHANNEL_STATUS_ADDRESS
0x00009c38 |
| 2554 #define PHY_BB_CHANNEL_STATUS_OFFSET
0x00009c38 |
| 2555 #define PHY_BB_CHANNEL_STATUS_BT_ACTIVE_MSB
0 |
| 2556 #define PHY_BB_CHANNEL_STATUS_BT_ACTIVE_LSB
0 |
| 2557 #define PHY_BB_CHANNEL_STATUS_BT_ACTIVE_MASK
0x00000001 |
| 2558 #define PHY_BB_CHANNEL_STATUS_BT_ACTIVE_GET(x) (
((x) & 0x00000001) >> 0) |
| 2559 #define PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_MSB
1 |
| 2560 #define PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_LSB
1 |
| 2561 #define PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_MASK
0x00000002 |
| 2562 #define PHY_BB_CHANNEL_STATUS_RX_CLEAR_RAW_GET(x) (
((x) & 0x00000002) >> 1) |
| 2563 #define PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_MSB
2 |
| 2564 #define PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_LSB
2 |
| 2565 #define PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_MASK
0x00000004 |
| 2566 #define PHY_BB_CHANNEL_STATUS_RX_CLEAR_MAC_GET(x) (
((x) & 0x00000004) >> 2) |
| 2567 #define PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_MSB
3 |
| 2568 #define PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_LSB
3 |
| 2569 #define PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_MASK
0x00000008 |
| 2570 #define PHY_BB_CHANNEL_STATUS_RX_CLEAR_PAD_GET(x) (
((x) & 0x00000008) >> 3) |
| 2571 #define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_MSB
5 |
| 2572 #define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_LSB
4 |
| 2573 #define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_MASK
0x00000030 |
| 2574 #define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_0_GET(x) (
((x) & 0x00000030) >> 4) |
| 2575 #define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_MSB
7 |
| 2576 #define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_LSB
6 |
| 2577 #define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_MASK
0x000000c0 |
| 2578 #define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_1_GET(x) (
((x) & 0x000000c0) >> 6) |
| 2579 #define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_MSB
9 |
| 2580 #define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_LSB
8 |
| 2581 #define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_MASK
0x00000300 |
| 2582 #define PHY_BB_CHANNEL_STATUS_BB_SW_OUT_2_GET(x) (
((x) & 0x00000300) >> 8) |
| 2583 #define PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_MSB
13 |
| 2584 #define PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_LSB
10 |
| 2585 #define PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_MASK
0x00003c00 |
| 2586 #define PHY_BB_CHANNEL_STATUS_BB_SW_COM_OUT_GET(x) ((
(x) & 0x00003c00) >> 10) |
| 2587 #define PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_MSB
16 |
| 2588 #define PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_LSB
14 |
| 2589 #define PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_MASK
0x0001c000 |
| 2590 #define PHY_BB_CHANNEL_STATUS_ANT_DIV_CFG_USED_GET(x) ((
(x) & 0x0001c000) >> 14) |
| 2591 |
| 2592 /* macros for BB_rssi_b0 */ |
| 2593 #define PHY_BB_RSSI_B0_ADDRESS
0x00009c3c |
| 2594 #define PHY_BB_RSSI_B0_OFFSET
0x00009c3c |
| 2595 #define PHY_BB_RSSI_B0_RSSI_0_MSB
7 |
| 2596 #define PHY_BB_RSSI_B0_RSSI_0_LSB
0 |
| 2597 #define PHY_BB_RSSI_B0_RSSI_0_MASK
0x000000ff |
| 2598 #define PHY_BB_RSSI_B0_RSSI_0_GET(x) (
((x) & 0x000000ff) >> 0) |
| 2599 #define PHY_BB_RSSI_B0_RSSI_EXT_0_MSB
15 |
| 2600 #define PHY_BB_RSSI_B0_RSSI_EXT_0_LSB
8 |
| 2601 #define PHY_BB_RSSI_B0_RSSI_EXT_0_MASK
0x0000ff00 |
| 2602 #define PHY_BB_RSSI_B0_RSSI_EXT_0_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 2603 |
| 2604 /* macros for BB_spur_est_cck_report_b0 */ |
| 2605 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_ADDRESS
0x00009c40 |
| 2606 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_OFFSET
0x00009c40 |
| 2607 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_MSB
7 |
| 2608 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_LSB
0 |
| 2609 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_MASK
0x000000ff |
| 2610 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_I_0_CCK_GET(x) (
((x) & 0x000000ff) >> 0) |
| 2611 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_MSB
15 |
| 2612 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_LSB
8 |
| 2613 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_MASK
0x0000ff00 |
| 2614 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_SD_Q_0_CCK_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 2615 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_MSB
23 |
| 2616 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_LSB
16 |
| 2617 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_MASK
0x00ff0000 |
| 2618 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_I_0_CCK_GET(x) ((
(x) & 0x00ff0000) >> 16) |
| 2619 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_MSB
31 |
| 2620 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_LSB
24 |
| 2621 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_MASK
0xff000000 |
| 2622 #define PHY_BB_SPUR_EST_CCK_REPORT_B0_SPUR_EST_Q_0_CCK_GET(x) ((
(x) & 0xff000000) >> 24) |
| 2623 |
| 2624 /* macros for BB_chan_info_noise_pwr */ |
| 2625 #define PHY_BB_CHAN_INFO_NOISE_PWR_ADDRESS
0x00009cac |
| 2626 #define PHY_BB_CHAN_INFO_NOISE_PWR_OFFSET
0x00009cac |
| 2627 #define PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_MSB
11 |
| 2628 #define PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_LSB
0 |
| 2629 #define PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_MASK
0x00000fff |
| 2630 #define PHY_BB_CHAN_INFO_NOISE_PWR_NOISE_POWER_GET(x) (
((x) & 0x00000fff) >> 0) |
| 2631 |
| 2632 /* macros for BB_chan_info_gain_diff */ |
| 2633 #define PHY_BB_CHAN_INFO_GAIN_DIFF_ADDRESS
0x00009cb0 |
| 2634 #define PHY_BB_CHAN_INFO_GAIN_DIFF_OFFSET
0x00009cb0 |
| 2635 #define PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_MSB
11 |
| 2636 #define PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_LSB
0 |
| 2637 #define PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_MASK
0x00000fff |
| 2638 #define PHY_BB_CHAN_INFO_GAIN_DIFF_FINE_PPM_GET(x) (
((x) & 0x00000fff) >> 0) |
| 2639 |
| 2640 /* macros for BB_chan_info_fine_timing */ |
| 2641 #define PHY_BB_CHAN_INFO_FINE_TIMING_ADDRESS
0x00009cb4 |
| 2642 #define PHY_BB_CHAN_INFO_FINE_TIMING_OFFSET
0x00009cb4 |
| 2643 #define PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_MSB
11 |
| 2644 #define PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_LSB
0 |
| 2645 #define PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_MASK
0x00000fff |
| 2646 #define PHY_BB_CHAN_INFO_FINE_TIMING_COARSE_PPM_GET(x) (
((x) & 0x00000fff) >> 0) |
| 2647 #define PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_MSB
21 |
| 2648 #define PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_LSB
12 |
| 2649 #define PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_MASK
0x003ff000 |
| 2650 #define PHY_BB_CHAN_INFO_FINE_TIMING_FINE_TIMING_GET(x) ((
(x) & 0x003ff000) >> 12) |
| 2651 |
| 2652 /* macros for BB_chan_info_gain_b0 */ |
| 2653 #define PHY_BB_CHAN_INFO_GAIN_B0_ADDRESS
0x00009cb8 |
| 2654 #define PHY_BB_CHAN_INFO_GAIN_B0_OFFSET
0x00009cb8 |
| 2655 #define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_MSB
7 |
| 2656 #define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_LSB
0 |
| 2657 #define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_MASK
0x000000ff |
| 2658 #define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RSSI_0_GET(x) (
((x) & 0x000000ff) >> 0) |
| 2659 #define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_MSB
15 |
| 2660 #define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_LSB
8 |
| 2661 #define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_MASK
0x0000ff00 |
| 2662 #define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_RF_GAIN_0_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 2663 #define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_MSB
16 |
| 2664 #define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_LSB
16 |
| 2665 #define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_MASK
0x00010000 |
| 2666 #define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN1_SW_0_GET(x) ((
(x) & 0x00010000) >> 16) |
| 2667 #define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_MSB
17 |
| 2668 #define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_LSB
17 |
| 2669 #define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_MASK
0x00020000 |
| 2670 #define PHY_BB_CHAN_INFO_GAIN_B0_CHAN_INFO_XATTEN2_SW_0_GET(x) ((
(x) & 0x00020000) >> 17) |
| 2671 |
| 2672 /* macros for BB_chan_info_chan_tab_b0 */ |
| 2673 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_ADDRESS
0x00009cbc |
| 2674 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_OFFSET
0x00009cbc |
| 2675 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_MAN_Q_0_MSB
5 |
| 2676 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_MAN_Q_0_LSB
0 |
| 2677 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_MAN_Q_0_MASK
0x0000003f |
| 2678 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_MAN_Q_0_GET(x) (
((x) & 0x0000003f) >> 0) |
| 2679 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_MAN_I_0_MSB
11 |
| 2680 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_MAN_I_0_LSB
6 |
| 2681 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_MAN_I_0_MASK
0x00000fc0 |
| 2682 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_MAN_I_0_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 2683 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_EXP_0_MSB
15 |
| 2684 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_EXP_0_LSB
12 |
| 2685 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_EXP_0_MASK
0x0000f000 |
| 2686 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_EXP_0_GET(x) ((
(x) & 0x0000f000) >> 12) |
| 2687 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_MAN_Q_1_MSB
21 |
| 2688 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_MAN_Q_1_LSB
16 |
| 2689 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_MAN_Q_1_MASK
0x003f0000 |
| 2690 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_MAN_Q_1_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 2691 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_MAN_I_1_MSB
27 |
| 2692 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_MAN_I_1_LSB
22 |
| 2693 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_MAN_I_1_MASK
0x0fc00000 |
| 2694 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_MAN_I_1_GET(x) ((
(x) & 0x0fc00000) >> 22) |
| 2695 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_EXP_1_MSB
31 |
| 2696 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_EXP_1_LSB
28 |
| 2697 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_EXP_1_MASK
0xf0000000 |
| 2698 #define PHY_BB_CHAN_INFO_CHAN_TAB_B0_EXP_1_GET(x) ((
(x) & 0xf0000000) >> 28) |
| 2699 |
| 2700 /* macros for BB_paprd_am2am_mask */ |
| 2701 #define PHY_BB_PAPRD_AM2AM_MASK_ADDRESS
0x00009de4 |
| 2702 #define PHY_BB_PAPRD_AM2AM_MASK_OFFSET
0x00009de4 |
| 2703 #define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_MSB
24 |
| 2704 #define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_LSB
0 |
| 2705 #define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_MASK
0x01ffffff |
| 2706 #define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_GET(x) (
((x) & 0x01ffffff) >> 0) |
| 2707 #define PHY_BB_PAPRD_AM2AM_MASK_PAPRD_AM2AM_MASK_SET(x) (
((x) << 0) & 0x01ffffff) |
| 2708 |
| 2709 /* macros for BB_paprd_am2pm_mask */ |
| 2710 #define PHY_BB_PAPRD_AM2PM_MASK_ADDRESS
0x00009de8 |
| 2711 #define PHY_BB_PAPRD_AM2PM_MASK_OFFSET
0x00009de8 |
| 2712 #define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_MSB
24 |
| 2713 #define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_LSB
0 |
| 2714 #define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_MASK
0x01ffffff |
| 2715 #define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_GET(x) (
((x) & 0x01ffffff) >> 0) |
| 2716 #define PHY_BB_PAPRD_AM2PM_MASK_PAPRD_AM2PM_MASK_SET(x) (
((x) << 0) & 0x01ffffff) |
| 2717 |
| 2718 /* macros for BB_paprd_ht40_mask */ |
| 2719 #define PHY_BB_PAPRD_HT40_MASK_ADDRESS
0x00009dec |
| 2720 #define PHY_BB_PAPRD_HT40_MASK_OFFSET
0x00009dec |
| 2721 #define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_MSB
24 |
| 2722 #define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_LSB
0 |
| 2723 #define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_MASK
0x01ffffff |
| 2724 #define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_GET(x) (
((x) & 0x01ffffff) >> 0) |
| 2725 #define PHY_BB_PAPRD_HT40_MASK_PAPRD_HT40_MASK_SET(x) (
((x) << 0) & 0x01ffffff) |
| 2726 |
| 2727 /* macros for BB_paprd_ctrl0 */ |
| 2728 #define PHY_BB_PAPRD_CTRL0_ADDRESS
0x00009df0 |
| 2729 #define PHY_BB_PAPRD_CTRL0_OFFSET
0x00009df0 |
| 2730 #define PHY_BB_PAPRD_CTRL0_PAPRD_ENABLE_MSB
0 |
| 2731 #define PHY_BB_PAPRD_CTRL0_PAPRD_ENABLE_LSB
0 |
| 2732 #define PHY_BB_PAPRD_CTRL0_PAPRD_ENABLE_MASK
0x00000001 |
| 2733 #define PHY_BB_PAPRD_CTRL0_PAPRD_ENABLE_GET(x) (
((x) & 0x00000001) >> 0) |
| 2734 #define PHY_BB_PAPRD_CTRL0_PAPRD_ENABLE_SET(x) (
((x) << 0) & 0x00000001) |
| 2735 #define PHY_BB_PAPRD_CTRL0_PAPRD_ADAPTIVE_USE_SINGLE_TABLE_MSB
1 |
| 2736 #define PHY_BB_PAPRD_CTRL0_PAPRD_ADAPTIVE_USE_SINGLE_TABLE_LSB
1 |
| 2737 #define PHY_BB_PAPRD_CTRL0_PAPRD_ADAPTIVE_USE_SINGLE_TABLE_MASK
0x00000002 |
| 2738 #define PHY_BB_PAPRD_CTRL0_PAPRD_ADAPTIVE_USE_SINGLE_TABLE_GET(x) (
((x) & 0x00000002) >> 1) |
| 2739 #define PHY_BB_PAPRD_CTRL0_PAPRD_ADAPTIVE_USE_SINGLE_TABLE_SET(x) (
((x) << 1) & 0x00000002) |
| 2740 #define PHY_BB_PAPRD_CTRL0_PAPRD_VALID_GAIN_MSB
26 |
| 2741 #define PHY_BB_PAPRD_CTRL0_PAPRD_VALID_GAIN_LSB
2 |
| 2742 #define PHY_BB_PAPRD_CTRL0_PAPRD_VALID_GAIN_MASK
0x07fffffc |
| 2743 #define PHY_BB_PAPRD_CTRL0_PAPRD_VALID_GAIN_GET(x) (
((x) & 0x07fffffc) >> 2) |
| 2744 #define PHY_BB_PAPRD_CTRL0_PAPRD_VALID_GAIN_SET(x) (
((x) << 2) & 0x07fffffc) |
| 2745 #define PHY_BB_PAPRD_CTRL0_PAPRD_MAG_THRSH_MSB
31 |
| 2746 #define PHY_BB_PAPRD_CTRL0_PAPRD_MAG_THRSH_LSB
27 |
| 2747 #define PHY_BB_PAPRD_CTRL0_PAPRD_MAG_THRSH_MASK
0xf8000000 |
| 2748 #define PHY_BB_PAPRD_CTRL0_PAPRD_MAG_THRSH_GET(x) ((
(x) & 0xf8000000) >> 27) |
| 2749 #define PHY_BB_PAPRD_CTRL0_PAPRD_MAG_THRSH_SET(x) ((
(x) << 27) & 0xf8000000) |
| 2750 |
| 2751 /* macros for BB_paprd_ctrl1 */ |
| 2752 #define PHY_BB_PAPRD_CTRL1_ADDRESS
0x00009df4 |
| 2753 #define PHY_BB_PAPRD_CTRL1_OFFSET
0x00009df4 |
| 2754 #define PHY_BB_PAPRD_CTRL1_PAPRD_ADAPTIVE_SCALING_ENABLE_MSB
0 |
| 2755 #define PHY_BB_PAPRD_CTRL1_PAPRD_ADAPTIVE_SCALING_ENABLE_LSB
0 |
| 2756 #define PHY_BB_PAPRD_CTRL1_PAPRD_ADAPTIVE_SCALING_ENABLE_MASK
0x00000001 |
| 2757 #define PHY_BB_PAPRD_CTRL1_PAPRD_ADAPTIVE_SCALING_ENABLE_GET(x) (
((x) & 0x00000001) >> 0) |
| 2758 #define PHY_BB_PAPRD_CTRL1_PAPRD_ADAPTIVE_SCALING_ENABLE_SET(x) (
((x) << 0) & 0x00000001) |
| 2759 #define PHY_BB_PAPRD_CTRL1_PAPRD_ADAPTIVE_AM2AM_ENABLE_MSB
1 |
| 2760 #define PHY_BB_PAPRD_CTRL1_PAPRD_ADAPTIVE_AM2AM_ENABLE_LSB
1 |
| 2761 #define PHY_BB_PAPRD_CTRL1_PAPRD_ADAPTIVE_AM2AM_ENABLE_MASK
0x00000002 |
| 2762 #define PHY_BB_PAPRD_CTRL1_PAPRD_ADAPTIVE_AM2AM_ENABLE_GET(x) (
((x) & 0x00000002) >> 1) |
| 2763 #define PHY_BB_PAPRD_CTRL1_PAPRD_ADAPTIVE_AM2AM_ENABLE_SET(x) (
((x) << 1) & 0x00000002) |
| 2764 #define PHY_BB_PAPRD_CTRL1_PAPRD_ADAPTIVE_AM2PM_ENABLE_MSB
2 |
| 2765 #define PHY_BB_PAPRD_CTRL1_PAPRD_ADAPTIVE_AM2PM_ENABLE_LSB
2 |
| 2766 #define PHY_BB_PAPRD_CTRL1_PAPRD_ADAPTIVE_AM2PM_ENABLE_MASK
0x00000004 |
| 2767 #define PHY_BB_PAPRD_CTRL1_PAPRD_ADAPTIVE_AM2PM_ENABLE_GET(x) (
((x) & 0x00000004) >> 2) |
| 2768 #define PHY_BB_PAPRD_CTRL1_PAPRD_ADAPTIVE_AM2PM_ENABLE_SET(x) (
((x) << 2) & 0x00000004) |
| 2769 #define PHY_BB_PAPRD_CTRL1_PAPRD_POWER_AT_AM2AM_CAL_MSB
8 |
| 2770 #define PHY_BB_PAPRD_CTRL1_PAPRD_POWER_AT_AM2AM_CAL_LSB
3 |
| 2771 #define PHY_BB_PAPRD_CTRL1_PAPRD_POWER_AT_AM2AM_CAL_MASK
0x000001f8 |
| 2772 #define PHY_BB_PAPRD_CTRL1_PAPRD_POWER_AT_AM2AM_CAL_GET(x) (
((x) & 0x000001f8) >> 3) |
| 2773 #define PHY_BB_PAPRD_CTRL1_PAPRD_POWER_AT_AM2AM_CAL_SET(x) (
((x) << 3) & 0x000001f8) |
| 2774 #define PHY_BB_PAPRD_CTRL1_PA_GAIN_SCALE_FACTOR_MSB
16 |
| 2775 #define PHY_BB_PAPRD_CTRL1_PA_GAIN_SCALE_FACTOR_LSB
9 |
| 2776 #define PHY_BB_PAPRD_CTRL1_PA_GAIN_SCALE_FACTOR_MASK
0x0001fe00 |
| 2777 #define PHY_BB_PAPRD_CTRL1_PA_GAIN_SCALE_FACTOR_GET(x) (
((x) & 0x0001fe00) >> 9) |
| 2778 #define PHY_BB_PAPRD_CTRL1_PA_GAIN_SCALE_FACTOR_SET(x) (
((x) << 9) & 0x0001fe00) |
| 2779 #define PHY_BB_PAPRD_CTRL1_PAPRD_MAG_SCALE_FACTOR_MSB
26 |
| 2780 #define PHY_BB_PAPRD_CTRL1_PAPRD_MAG_SCALE_FACTOR_LSB
17 |
| 2781 #define PHY_BB_PAPRD_CTRL1_PAPRD_MAG_SCALE_FACTOR_MASK
0x07fe0000 |
| 2782 #define PHY_BB_PAPRD_CTRL1_PAPRD_MAG_SCALE_FACTOR_GET(x) ((
(x) & 0x07fe0000) >> 17) |
| 2783 #define PHY_BB_PAPRD_CTRL1_PAPRD_MAG_SCALE_FACTOR_SET(x) ((
(x) << 17) & 0x07fe0000) |
| 2784 #define PHY_BB_PAPRD_CTRL1_PAPRD_TRAINER_IANDQ_SEL_MSB
27 |
| 2785 #define PHY_BB_PAPRD_CTRL1_PAPRD_TRAINER_IANDQ_SEL_LSB
27 |
| 2786 #define PHY_BB_PAPRD_CTRL1_PAPRD_TRAINER_IANDQ_SEL_MASK
0x08000000 |
| 2787 #define PHY_BB_PAPRD_CTRL1_PAPRD_TRAINER_IANDQ_SEL_GET(x) ((
(x) & 0x08000000) >> 27) |
| 2788 #define PHY_BB_PAPRD_CTRL1_PAPRD_TRAINER_IANDQ_SEL_SET(x) ((
(x) << 27) & 0x08000000) |
| 2789 |
| 2790 /* macros for BB_pa_gain123 */ |
| 2791 #define PHY_BB_PA_GAIN123_ADDRESS
0x00009df8 |
| 2792 #define PHY_BB_PA_GAIN123_OFFSET
0x00009df8 |
| 2793 #define PHY_BB_PA_GAIN123_PA_GAIN1_MSB
9 |
| 2794 #define PHY_BB_PA_GAIN123_PA_GAIN1_LSB
0 |
| 2795 #define PHY_BB_PA_GAIN123_PA_GAIN1_MASK
0x000003ff |
| 2796 #define PHY_BB_PA_GAIN123_PA_GAIN1_GET(x) (
((x) & 0x000003ff) >> 0) |
| 2797 #define PHY_BB_PA_GAIN123_PA_GAIN1_SET(x) (
((x) << 0) & 0x000003ff) |
| 2798 #define PHY_BB_PA_GAIN123_PA_GAIN2_MSB
19 |
| 2799 #define PHY_BB_PA_GAIN123_PA_GAIN2_LSB
10 |
| 2800 #define PHY_BB_PA_GAIN123_PA_GAIN2_MASK
0x000ffc00 |
| 2801 #define PHY_BB_PA_GAIN123_PA_GAIN2_GET(x) ((
(x) & 0x000ffc00) >> 10) |
| 2802 #define PHY_BB_PA_GAIN123_PA_GAIN2_SET(x) ((
(x) << 10) & 0x000ffc00) |
| 2803 #define PHY_BB_PA_GAIN123_PA_GAIN3_MSB
29 |
| 2804 #define PHY_BB_PA_GAIN123_PA_GAIN3_LSB
20 |
| 2805 #define PHY_BB_PA_GAIN123_PA_GAIN3_MASK
0x3ff00000 |
| 2806 #define PHY_BB_PA_GAIN123_PA_GAIN3_GET(x) ((
(x) & 0x3ff00000) >> 20) |
| 2807 #define PHY_BB_PA_GAIN123_PA_GAIN3_SET(x) ((
(x) << 20) & 0x3ff00000) |
| 2808 |
| 2809 /* macros for BB_pa_gain45 */ |
| 2810 #define PHY_BB_PA_GAIN45_ADDRESS
0x00009dfc |
| 2811 #define PHY_BB_PA_GAIN45_OFFSET
0x00009dfc |
| 2812 #define PHY_BB_PA_GAIN45_PA_GAIN4_MSB
9 |
| 2813 #define PHY_BB_PA_GAIN45_PA_GAIN4_LSB
0 |
| 2814 #define PHY_BB_PA_GAIN45_PA_GAIN4_MASK
0x000003ff |
| 2815 #define PHY_BB_PA_GAIN45_PA_GAIN4_GET(x) (
((x) & 0x000003ff) >> 0) |
| 2816 #define PHY_BB_PA_GAIN45_PA_GAIN4_SET(x) (
((x) << 0) & 0x000003ff) |
| 2817 #define PHY_BB_PA_GAIN45_PA_GAIN5_MSB
19 |
| 2818 #define PHY_BB_PA_GAIN45_PA_GAIN5_LSB
10 |
| 2819 #define PHY_BB_PA_GAIN45_PA_GAIN5_MASK
0x000ffc00 |
| 2820 #define PHY_BB_PA_GAIN45_PA_GAIN5_GET(x) ((
(x) & 0x000ffc00) >> 10) |
| 2821 #define PHY_BB_PA_GAIN45_PA_GAIN5_SET(x) ((
(x) << 10) & 0x000ffc00) |
| 2822 #define PHY_BB_PA_GAIN45_PAPRD_ADAPTIVE_TABLE_VALID_MSB
24 |
| 2823 #define PHY_BB_PA_GAIN45_PAPRD_ADAPTIVE_TABLE_VALID_LSB
20 |
| 2824 #define PHY_BB_PA_GAIN45_PAPRD_ADAPTIVE_TABLE_VALID_MASK
0x01f00000 |
| 2825 #define PHY_BB_PA_GAIN45_PAPRD_ADAPTIVE_TABLE_VALID_GET(x) ((
(x) & 0x01f00000) >> 20) |
| 2826 #define PHY_BB_PA_GAIN45_PAPRD_ADAPTIVE_TABLE_VALID_SET(x) ((
(x) << 20) & 0x01f00000) |
| 2827 |
| 2828 /* macros for BB_paprd_pre_post_scale_0 */ |
| 2829 #define PHY_BB_PAPRD_PRE_POST_SCALE_0_ADDRESS
0x00009e00 |
| 2830 #define PHY_BB_PAPRD_PRE_POST_SCALE_0_OFFSET
0x00009e00 |
| 2831 #define PHY_BB_PAPRD_PRE_POST_SCALE_0_PAPRD_PRE_POST_SCALING_0_MSB
17 |
| 2832 #define PHY_BB_PAPRD_PRE_POST_SCALE_0_PAPRD_PRE_POST_SCALING_0_LSB
0 |
| 2833 #define PHY_BB_PAPRD_PRE_POST_SCALE_0_PAPRD_PRE_POST_SCALING_0_MASK
0x0003ffff |
| 2834 #define PHY_BB_PAPRD_PRE_POST_SCALE_0_PAPRD_PRE_POST_SCALING_0_GET(x) (
((x) & 0x0003ffff) >> 0) |
| 2835 #define PHY_BB_PAPRD_PRE_POST_SCALE_0_PAPRD_PRE_POST_SCALING_0_SET(x) (
((x) << 0) & 0x0003ffff) |
| 2836 |
| 2837 /* macros for BB_paprd_pre_post_scale_1 */ |
| 2838 #define PHY_BB_PAPRD_PRE_POST_SCALE_1_ADDRESS
0x00009e04 |
| 2839 #define PHY_BB_PAPRD_PRE_POST_SCALE_1_OFFSET
0x00009e04 |
| 2840 #define PHY_BB_PAPRD_PRE_POST_SCALE_1_PAPRD_PRE_POST_SCALING_1_MSB
17 |
| 2841 #define PHY_BB_PAPRD_PRE_POST_SCALE_1_PAPRD_PRE_POST_SCALING_1_LSB
0 |
| 2842 #define PHY_BB_PAPRD_PRE_POST_SCALE_1_PAPRD_PRE_POST_SCALING_1_MASK
0x0003ffff |
| 2843 #define PHY_BB_PAPRD_PRE_POST_SCALE_1_PAPRD_PRE_POST_SCALING_1_GET(x) (
((x) & 0x0003ffff) >> 0) |
| 2844 #define PHY_BB_PAPRD_PRE_POST_SCALE_1_PAPRD_PRE_POST_SCALING_1_SET(x) (
((x) << 0) & 0x0003ffff) |
| 2845 |
| 2846 /* macros for BB_paprd_pre_post_scale_2 */ |
| 2847 #define PHY_BB_PAPRD_PRE_POST_SCALE_2_ADDRESS
0x00009e08 |
| 2848 #define PHY_BB_PAPRD_PRE_POST_SCALE_2_OFFSET
0x00009e08 |
| 2849 #define PHY_BB_PAPRD_PRE_POST_SCALE_2_PAPRD_PRE_POST_SCALING_2_MSB
17 |
| 2850 #define PHY_BB_PAPRD_PRE_POST_SCALE_2_PAPRD_PRE_POST_SCALING_2_LSB
0 |
| 2851 #define PHY_BB_PAPRD_PRE_POST_SCALE_2_PAPRD_PRE_POST_SCALING_2_MASK
0x0003ffff |
| 2852 #define PHY_BB_PAPRD_PRE_POST_SCALE_2_PAPRD_PRE_POST_SCALING_2_GET(x) (
((x) & 0x0003ffff) >> 0) |
| 2853 #define PHY_BB_PAPRD_PRE_POST_SCALE_2_PAPRD_PRE_POST_SCALING_2_SET(x) (
((x) << 0) & 0x0003ffff) |
| 2854 |
| 2855 /* macros for BB_paprd_pre_post_scale_3 */ |
| 2856 #define PHY_BB_PAPRD_PRE_POST_SCALE_3_ADDRESS
0x00009e0c |
| 2857 #define PHY_BB_PAPRD_PRE_POST_SCALE_3_OFFSET
0x00009e0c |
| 2858 #define PHY_BB_PAPRD_PRE_POST_SCALE_3_PAPRD_PRE_POST_SCALING_3_MSB
17 |
| 2859 #define PHY_BB_PAPRD_PRE_POST_SCALE_3_PAPRD_PRE_POST_SCALING_3_LSB
0 |
| 2860 #define PHY_BB_PAPRD_PRE_POST_SCALE_3_PAPRD_PRE_POST_SCALING_3_MASK
0x0003ffff |
| 2861 #define PHY_BB_PAPRD_PRE_POST_SCALE_3_PAPRD_PRE_POST_SCALING_3_GET(x) (
((x) & 0x0003ffff) >> 0) |
| 2862 #define PHY_BB_PAPRD_PRE_POST_SCALE_3_PAPRD_PRE_POST_SCALING_3_SET(x) (
((x) << 0) & 0x0003ffff) |
| 2863 |
| 2864 /* macros for BB_paprd_pre_post_scale_4 */ |
| 2865 #define PHY_BB_PAPRD_PRE_POST_SCALE_4_ADDRESS
0x00009e10 |
| 2866 #define PHY_BB_PAPRD_PRE_POST_SCALE_4_OFFSET
0x00009e10 |
| 2867 #define PHY_BB_PAPRD_PRE_POST_SCALE_4_PAPRD_PRE_POST_SCALING_4_MSB
17 |
| 2868 #define PHY_BB_PAPRD_PRE_POST_SCALE_4_PAPRD_PRE_POST_SCALING_4_LSB
0 |
| 2869 #define PHY_BB_PAPRD_PRE_POST_SCALE_4_PAPRD_PRE_POST_SCALING_4_MASK
0x0003ffff |
| 2870 #define PHY_BB_PAPRD_PRE_POST_SCALE_4_PAPRD_PRE_POST_SCALING_4_GET(x) (
((x) & 0x0003ffff) >> 0) |
| 2871 #define PHY_BB_PAPRD_PRE_POST_SCALE_4_PAPRD_PRE_POST_SCALING_4_SET(x) (
((x) << 0) & 0x0003ffff) |
| 2872 |
| 2873 /* macros for BB_paprd_pre_post_scale_5 */ |
| 2874 #define PHY_BB_PAPRD_PRE_POST_SCALE_5_ADDRESS
0x00009e14 |
| 2875 #define PHY_BB_PAPRD_PRE_POST_SCALE_5_OFFSET
0x00009e14 |
| 2876 #define PHY_BB_PAPRD_PRE_POST_SCALE_5_PAPRD_PRE_POST_SCALING_5_MSB
17 |
| 2877 #define PHY_BB_PAPRD_PRE_POST_SCALE_5_PAPRD_PRE_POST_SCALING_5_LSB
0 |
| 2878 #define PHY_BB_PAPRD_PRE_POST_SCALE_5_PAPRD_PRE_POST_SCALING_5_MASK
0x0003ffff |
| 2879 #define PHY_BB_PAPRD_PRE_POST_SCALE_5_PAPRD_PRE_POST_SCALING_5_GET(x) (
((x) & 0x0003ffff) >> 0) |
| 2880 #define PHY_BB_PAPRD_PRE_POST_SCALE_5_PAPRD_PRE_POST_SCALING_5_SET(x) (
((x) << 0) & 0x0003ffff) |
| 2881 |
| 2882 /* macros for BB_paprd_pre_post_scale_6 */ |
| 2883 #define PHY_BB_PAPRD_PRE_POST_SCALE_6_ADDRESS
0x00009e18 |
| 2884 #define PHY_BB_PAPRD_PRE_POST_SCALE_6_OFFSET
0x00009e18 |
| 2885 #define PHY_BB_PAPRD_PRE_POST_SCALE_6_PAPRD_PRE_POST_SCALING_6_MSB
17 |
| 2886 #define PHY_BB_PAPRD_PRE_POST_SCALE_6_PAPRD_PRE_POST_SCALING_6_LSB
0 |
| 2887 #define PHY_BB_PAPRD_PRE_POST_SCALE_6_PAPRD_PRE_POST_SCALING_6_MASK
0x0003ffff |
| 2888 #define PHY_BB_PAPRD_PRE_POST_SCALE_6_PAPRD_PRE_POST_SCALING_6_GET(x) (
((x) & 0x0003ffff) >> 0) |
| 2889 #define PHY_BB_PAPRD_PRE_POST_SCALE_6_PAPRD_PRE_POST_SCALING_6_SET(x) (
((x) << 0) & 0x0003ffff) |
| 2890 |
| 2891 /* macros for BB_paprd_pre_post_scale_7 */ |
| 2892 #define PHY_BB_PAPRD_PRE_POST_SCALE_7_ADDRESS
0x00009e1c |
| 2893 #define PHY_BB_PAPRD_PRE_POST_SCALE_7_OFFSET
0x00009e1c |
| 2894 #define PHY_BB_PAPRD_PRE_POST_SCALE_7_PAPRD_PRE_POST_SCALING_7_MSB
17 |
| 2895 #define PHY_BB_PAPRD_PRE_POST_SCALE_7_PAPRD_PRE_POST_SCALING_7_LSB
0 |
| 2896 #define PHY_BB_PAPRD_PRE_POST_SCALE_7_PAPRD_PRE_POST_SCALING_7_MASK
0x0003ffff |
| 2897 #define PHY_BB_PAPRD_PRE_POST_SCALE_7_PAPRD_PRE_POST_SCALING_7_GET(x) (
((x) & 0x0003ffff) >> 0) |
| 2898 #define PHY_BB_PAPRD_PRE_POST_SCALE_7_PAPRD_PRE_POST_SCALING_7_SET(x) (
((x) << 0) & 0x0003ffff) |
| 2899 |
| 2900 /* macros for BB_paprd_mem_tab */ |
| 2901 #define PHY_BB_PAPRD_MEM_TAB_ADDRESS
0x00009e20 |
| 2902 #define PHY_BB_PAPRD_MEM_TAB_OFFSET
0x00009e20 |
| 2903 #define PHY_BB_PAPRD_MEM_TAB_PAPRD_MEM_MSB
21 |
| 2904 #define PHY_BB_PAPRD_MEM_TAB_PAPRD_MEM_LSB
0 |
| 2905 #define PHY_BB_PAPRD_MEM_TAB_PAPRD_MEM_MASK
0x003fffff |
| 2906 #define PHY_BB_PAPRD_MEM_TAB_PAPRD_MEM_GET(x) (
((x) & 0x003fffff) >> 0) |
| 2907 #define PHY_BB_PAPRD_MEM_TAB_PAPRD_MEM_SET(x) (
((x) << 0) & 0x003fffff) |
| 2908 |
| 2909 /* macros for BB_peak_det_ctrl_1 */ |
| 2910 #define PHY_BB_PEAK_DET_CTRL_1_ADDRESS
0x0000a000 |
| 2911 #define PHY_BB_PEAK_DET_CTRL_1_OFFSET
0x0000a000 |
| 2912 #define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_MSB
0 |
| 2913 #define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_LSB
0 |
| 2914 #define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_MASK
0x00000001 |
| 2915 #define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_GET(x) (
((x) & 0x00000001) >> 0) |
| 2916 #define PHY_BB_PEAK_DET_CTRL_1_USE_OC_GAIN_TABLE_SET(x) (
((x) << 0) & 0x00000001) |
| 2917 #define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_MSB
1 |
| 2918 #define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_LSB
1 |
| 2919 #define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_MASK
0x00000002 |
| 2920 #define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_GET(x) (
((x) & 0x00000002) >> 1) |
| 2921 #define PHY_BB_PEAK_DET_CTRL_1_USE_PEAK_DET_SET(x) (
((x) << 1) & 0x00000002) |
| 2922 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_MSB
7 |
| 2923 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_LSB
2 |
| 2924 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_MASK
0x000000fc |
| 2925 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_GET(x) (
((x) & 0x000000fc) >> 2) |
| 2926 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_WIN_LEN_SET(x) (
((x) << 2) & 0x000000fc) |
| 2927 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_MSB
12 |
| 2928 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_LSB
8 |
| 2929 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_MASK
0x00001f00 |
| 2930 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_GET(x) (
((x) & 0x00001f00) >> 8) |
| 2931 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_LOW_SET(x) (
((x) << 8) & 0x00001f00) |
| 2932 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_MSB
17 |
| 2933 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_LSB
13 |
| 2934 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_MASK
0x0003e000 |
| 2935 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_GET(x) ((
(x) & 0x0003e000) >> 13) |
| 2936 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_MED_SET(x) ((
(x) << 13) & 0x0003e000) |
| 2937 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_MSB
22 |
| 2938 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_LSB
18 |
| 2939 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_MASK
0x007c0000 |
| 2940 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_GET(x) ((
(x) & 0x007c0000) >> 18) |
| 2941 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_TALLY_THR_HIGH_SET(x) ((
(x) << 18) & 0x007c0000) |
| 2942 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_MSB
29 |
| 2943 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_LSB
23 |
| 2944 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_MASK
0x3f800000 |
| 2945 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_GET(x) ((
(x) & 0x3f800000) >> 23) |
| 2946 #define PHY_BB_PEAK_DET_CTRL_1_PEAK_DET_SETTLING_SET(x) ((
(x) << 23) & 0x3f800000) |
| 2947 #define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_MSB
30 |
| 2948 #define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_LSB
30 |
| 2949 #define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_MASK
0x40000000 |
| 2950 #define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_GET(x) ((
(x) & 0x40000000) >> 30) |
| 2951 #define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_CAL_SET(x) ((
(x) << 30) & 0x40000000) |
| 2952 #define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_MSB
31 |
| 2953 #define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_LSB
31 |
| 2954 #define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_MASK
0x80000000 |
| 2955 #define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_GET(x) ((
(x) & 0x80000000) >> 31) |
| 2956 #define PHY_BB_PEAK_DET_CTRL_1_PWD_PKDET_DURING_RX_SET(x) ((
(x) << 31) & 0x80000000) |
| 2957 |
| 2958 /* macros for BB_peak_det_ctrl_2 */ |
| 2959 #define PHY_BB_PEAK_DET_CTRL_2_ADDRESS
0x0000a004 |
| 2960 #define PHY_BB_PEAK_DET_CTRL_2_OFFSET
0x0000a004 |
| 2961 #define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_MSB
9 |
| 2962 #define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_LSB
0 |
| 2963 #define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_MASK
0x000003ff |
| 2964 #define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_GET(x) (
((x) & 0x000003ff) >> 0) |
| 2965 #define PHY_BB_PEAK_DET_CTRL_2_RFSAT_2_ADD_RFGAIN_DEL_SET(x) (
((x) << 0) & 0x000003ff) |
| 2966 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_MSB
14 |
| 2967 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_LSB
10 |
| 2968 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_MASK
0x00007c00 |
| 2969 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_GET(x) ((
(x) & 0x00007c00) >> 10) |
| 2970 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_LOW_SET(x) ((
(x) << 10) & 0x00007c00) |
| 2971 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_MSB
19 |
| 2972 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_LSB
15 |
| 2973 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_MASK
0x000f8000 |
| 2974 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_GET(x) ((
(x) & 0x000f8000) >> 15) |
| 2975 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_MED_SET(x) ((
(x) << 15) & 0x000f8000) |
| 2976 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_MSB
24 |
| 2977 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_LSB
20 |
| 2978 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_MASK
0x01f00000 |
| 2979 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_GET(x) ((
(x) & 0x01f00000) >> 20) |
| 2980 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_HIGH_SET(x) ((
(x) << 20) & 0x01f00000) |
| 2981 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_MSB
29 |
| 2982 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_LSB
25 |
| 2983 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_MASK
0x3e000000 |
| 2984 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_GET(x) ((
(x) & 0x3e000000) >> 25) |
| 2985 #define PHY_BB_PEAK_DET_CTRL_2_RF_GAIN_DROP_DB_NON_SET(x) ((
(x) << 25) & 0x3e000000) |
| 2986 |
| 2987 /* macros for BB_rx_gain_bounds_1 */ |
| 2988 #define PHY_BB_RX_GAIN_BOUNDS_1_ADDRESS
0x0000a008 |
| 2989 #define PHY_BB_RX_GAIN_BOUNDS_1_OFFSET
0x0000a008 |
| 2990 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_MSB
7 |
| 2991 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_LSB
0 |
| 2992 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_MASK
0x000000ff |
| 2993 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_GET(x) (
((x) & 0x000000ff) >> 0) |
| 2994 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_MB_GAIN_SET(x) (
((x) << 0) & 0x000000ff) |
| 2995 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_MSB
15 |
| 2996 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_LSB
8 |
| 2997 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_MASK
0x0000ff00 |
| 2998 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 2999 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_REF_SET(x) (
((x) << 8) & 0x0000ff00) |
| 3000 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_MSB
23 |
| 3001 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_LSB
16 |
| 3002 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_MASK
0x00ff0000 |
| 3003 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_GET(x) ((
(x) & 0x00ff0000) >> 16) |
| 3004 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_MAX_RF_GAIN_SET(x) ((
(x) << 16) & 0x00ff0000) |
| 3005 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_MSB
24 |
| 3006 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_LSB
24 |
| 3007 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_MASK
0x01000000 |
| 3008 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_GET(x) ((
(x) & 0x01000000) >> 24) |
| 3009 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_2G_SET(x) ((
(x) << 24) & 0x01000000) |
| 3010 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_MSB
25 |
| 3011 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_LSB
25 |
| 3012 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_MASK
0x02000000 |
| 3013 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_GET(x) ((
(x) & 0x02000000) >> 25) |
| 3014 #define PHY_BB_RX_GAIN_BOUNDS_1_RX_OCGAIN_SEL_5G_SET(x) ((
(x) << 25) & 0x02000000) |
| 3015 |
| 3016 /* macros for BB_rx_gain_bounds_2 */ |
| 3017 #define PHY_BB_RX_GAIN_BOUNDS_2_ADDRESS
0x0000a00c |
| 3018 #define PHY_BB_RX_GAIN_BOUNDS_2_OFFSET
0x0000a00c |
| 3019 #define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_MSB
7 |
| 3020 #define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_LSB
0 |
| 3021 #define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_MASK
0x000000ff |
| 3022 #define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_GET(x) (
((x) & 0x000000ff) >> 0) |
| 3023 #define PHY_BB_RX_GAIN_BOUNDS_2_GC_RSSI_LOW_DB_SET(x) (
((x) << 0) & 0x000000ff) |
| 3024 #define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_MSB
15 |
| 3025 #define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_LSB
8 |
| 3026 #define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_MASK
0x0000ff00 |
| 3027 #define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 3028 #define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_REF_BASE_ADDR_SET(x) (
((x) << 8) & 0x0000ff00) |
| 3029 #define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_MSB
23 |
| 3030 #define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_LSB
16 |
| 3031 #define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_MASK
0x00ff0000 |
| 3032 #define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_GET(x) ((
(x) & 0x00ff0000) >> 16) |
| 3033 #define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_BASE_ADDR_SET(x) ((
(x) << 16) & 0x00ff0000) |
| 3034 #define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_MSB
31 |
| 3035 #define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_LSB
24 |
| 3036 #define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_MASK
0xff000000 |
| 3037 #define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_GET(x) ((
(x) & 0xff000000) >> 24) |
| 3038 #define PHY_BB_RX_GAIN_BOUNDS_2_RF_GAIN_DIV_BASE_ADDR_SET(x) ((
(x) << 24) & 0xff000000) |
| 3039 |
| 3040 /* macros for BB_peak_det_cal_ctrl */ |
| 3041 #define PHY_BB_PEAK_DET_CAL_CTRL_ADDRESS
0x0000a010 |
| 3042 #define PHY_BB_PEAK_DET_CAL_CTRL_OFFSET
0x0000a010 |
| 3043 #define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_MSB
5 |
| 3044 #define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_LSB
0 |
| 3045 #define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_MASK
0x0000003f |
| 3046 #define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_GET(x) (
((x) & 0x0000003f) >> 0) |
| 3047 #define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_WIN_THR_SET(x) (
((x) << 0) & 0x0000003f) |
| 3048 #define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_MSB
11 |
| 3049 #define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_LSB
6 |
| 3050 #define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_MASK
0x00000fc0 |
| 3051 #define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 3052 #define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_BIAS_SET(x) (
((x) << 6) & 0x00000fc0) |
| 3053 #define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_MSB
13 |
| 3054 #define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_LSB
12 |
| 3055 #define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_MASK
0x00003000 |
| 3056 #define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_GET(x) ((
(x) & 0x00003000) >> 12) |
| 3057 #define PHY_BB_PEAK_DET_CAL_CTRL_PKDET_CAL_MEAS_TIME_SEL_SET(x) ((
(x) << 12) & 0x00003000) |
| 3058 |
| 3059 /* macros for BB_agc_dig_dc_ctrl */ |
| 3060 #define PHY_BB_AGC_DIG_DC_CTRL_ADDRESS
0x0000a014 |
| 3061 #define PHY_BB_AGC_DIG_DC_CTRL_OFFSET
0x0000a014 |
| 3062 #define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_MSB
0 |
| 3063 #define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_LSB
0 |
| 3064 #define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_MASK
0x00000001 |
| 3065 #define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_GET(x) (
((x) & 0x00000001) >> 0) |
| 3066 #define PHY_BB_AGC_DIG_DC_CTRL_USE_DIG_DC_SET(x) (
((x) << 0) & 0x00000001) |
| 3067 #define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_MSB
3 |
| 3068 #define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_LSB
1 |
| 3069 #define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_MASK
0x0000000e |
| 3070 #define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_GET(x) (
((x) & 0x0000000e) >> 1) |
| 3071 #define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_SCALE_BIAS_SET(x) (
((x) << 1) & 0x0000000e) |
| 3072 #define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MSB
9 |
| 3073 #define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_LSB
4 |
| 3074 #define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_MASK
0x000003f0 |
| 3075 #define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_GET(x) (
((x) & 0x000003f0) >> 4) |
| 3076 #define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_CORRECT_CAP_SET(x) (
((x) << 4) & 0x000003f0) |
| 3077 #define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_MIXER_SEL_MASK_MSB
31 |
| 3078 #define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_MIXER_SEL_MASK_LSB
16 |
| 3079 #define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_MIXER_SEL_MASK_MASK
0xffff0000 |
| 3080 #define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_MIXER_SEL_MASK_GET(x) ((
(x) & 0xffff0000) >> 16) |
| 3081 #define PHY_BB_AGC_DIG_DC_CTRL_DIG_DC_MIXER_SEL_MASK_SET(x) ((
(x) << 16) & 0xffff0000) |
| 3082 |
| 3083 /* macros for BB_agc_dig_dc_status_i_b0 */ |
| 3084 #define PHY_BB_AGC_DIG_DC_STATUS_I_B0_ADDRESS
0x0000a018 |
| 3085 #define PHY_BB_AGC_DIG_DC_STATUS_I_B0_OFFSET
0x0000a018 |
| 3086 #define PHY_BB_AGC_DIG_DC_STATUS_I_B0_DIG_DC_C1_RES_I_0_MSB
8 |
| 3087 #define PHY_BB_AGC_DIG_DC_STATUS_I_B0_DIG_DC_C1_RES_I_0_LSB
0 |
| 3088 #define PHY_BB_AGC_DIG_DC_STATUS_I_B0_DIG_DC_C1_RES_I_0_MASK
0x000001ff |
| 3089 #define PHY_BB_AGC_DIG_DC_STATUS_I_B0_DIG_DC_C1_RES_I_0_GET(x) (
((x) & 0x000001ff) >> 0) |
| 3090 #define PHY_BB_AGC_DIG_DC_STATUS_I_B0_DIG_DC_C2_RES_I_0_MSB
17 |
| 3091 #define PHY_BB_AGC_DIG_DC_STATUS_I_B0_DIG_DC_C2_RES_I_0_LSB
9 |
| 3092 #define PHY_BB_AGC_DIG_DC_STATUS_I_B0_DIG_DC_C2_RES_I_0_MASK
0x0003fe00 |
| 3093 #define PHY_BB_AGC_DIG_DC_STATUS_I_B0_DIG_DC_C2_RES_I_0_GET(x) (
((x) & 0x0003fe00) >> 9) |
| 3094 #define PHY_BB_AGC_DIG_DC_STATUS_I_B0_DIG_DC_C3_RES_I_0_MSB
26 |
| 3095 #define PHY_BB_AGC_DIG_DC_STATUS_I_B0_DIG_DC_C3_RES_I_0_LSB
18 |
| 3096 #define PHY_BB_AGC_DIG_DC_STATUS_I_B0_DIG_DC_C3_RES_I_0_MASK
0x07fc0000 |
| 3097 #define PHY_BB_AGC_DIG_DC_STATUS_I_B0_DIG_DC_C3_RES_I_0_GET(x) ((
(x) & 0x07fc0000) >> 18) |
| 3098 |
| 3099 /* macros for BB_agc_dig_dc_status_q_b0 */ |
| 3100 #define PHY_BB_AGC_DIG_DC_STATUS_Q_B0_ADDRESS
0x0000a01c |
| 3101 #define PHY_BB_AGC_DIG_DC_STATUS_Q_B0_OFFSET
0x0000a01c |
| 3102 #define PHY_BB_AGC_DIG_DC_STATUS_Q_B0_DIG_DC_C1_RES_Q_0_MSB
8 |
| 3103 #define PHY_BB_AGC_DIG_DC_STATUS_Q_B0_DIG_DC_C1_RES_Q_0_LSB
0 |
| 3104 #define PHY_BB_AGC_DIG_DC_STATUS_Q_B0_DIG_DC_C1_RES_Q_0_MASK
0x000001ff |
| 3105 #define PHY_BB_AGC_DIG_DC_STATUS_Q_B0_DIG_DC_C1_RES_Q_0_GET(x) (
((x) & 0x000001ff) >> 0) |
| 3106 #define PHY_BB_AGC_DIG_DC_STATUS_Q_B0_DIG_DC_C2_RES_Q_0_MSB
17 |
| 3107 #define PHY_BB_AGC_DIG_DC_STATUS_Q_B0_DIG_DC_C2_RES_Q_0_LSB
9 |
| 3108 #define PHY_BB_AGC_DIG_DC_STATUS_Q_B0_DIG_DC_C2_RES_Q_0_MASK
0x0003fe00 |
| 3109 #define PHY_BB_AGC_DIG_DC_STATUS_Q_B0_DIG_DC_C2_RES_Q_0_GET(x) (
((x) & 0x0003fe00) >> 9) |
| 3110 #define PHY_BB_AGC_DIG_DC_STATUS_Q_B0_DIG_DC_C3_RES_Q_0_MSB
26 |
| 3111 #define PHY_BB_AGC_DIG_DC_STATUS_Q_B0_DIG_DC_C3_RES_Q_0_LSB
18 |
| 3112 #define PHY_BB_AGC_DIG_DC_STATUS_Q_B0_DIG_DC_C3_RES_Q_0_MASK
0x07fc0000 |
| 3113 #define PHY_BB_AGC_DIG_DC_STATUS_Q_B0_DIG_DC_C3_RES_Q_0_GET(x) ((
(x) & 0x07fc0000) >> 18) |
| 3114 |
| 3115 /* macros for BB_bbb_txfir_0 */ |
| 3116 #define PHY_BB_BBB_TXFIR_0_ADDRESS
0x0000a1f4 |
| 3117 #define PHY_BB_BBB_TXFIR_0_OFFSET
0x0000a1f4 |
| 3118 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_MSB
3 |
| 3119 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_LSB
0 |
| 3120 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_MASK
0x0000000f |
| 3121 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_GET(x) (
((x) & 0x0000000f) >> 0) |
| 3122 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H0_SET(x) (
((x) << 0) & 0x0000000f) |
| 3123 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_MSB
11 |
| 3124 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_LSB
8 |
| 3125 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_MASK
0x00000f00 |
| 3126 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_GET(x) (
((x) & 0x00000f00) >> 8) |
| 3127 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H1_SET(x) (
((x) << 8) & 0x00000f00) |
| 3128 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_MSB
20 |
| 3129 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_LSB
16 |
| 3130 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_MASK
0x001f0000 |
| 3131 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_GET(x) ((
(x) & 0x001f0000) >> 16) |
| 3132 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H2_SET(x) ((
(x) << 16) & 0x001f0000) |
| 3133 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_MSB
28 |
| 3134 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_LSB
24 |
| 3135 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_MASK
0x1f000000 |
| 3136 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_GET(x) ((
(x) & 0x1f000000) >> 24) |
| 3137 #define PHY_BB_BBB_TXFIR_0_TXFIR_COEFF_H3_SET(x) ((
(x) << 24) & 0x1f000000) |
| 3138 |
| 3139 /* macros for BB_bbb_txfir_1 */ |
| 3140 #define PHY_BB_BBB_TXFIR_1_ADDRESS
0x0000a1f8 |
| 3141 #define PHY_BB_BBB_TXFIR_1_OFFSET
0x0000a1f8 |
| 3142 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_MSB
5 |
| 3143 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_LSB
0 |
| 3144 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_MASK
0x0000003f |
| 3145 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_GET(x) (
((x) & 0x0000003f) >> 0) |
| 3146 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H4_SET(x) (
((x) << 0) & 0x0000003f) |
| 3147 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_MSB
13 |
| 3148 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_LSB
8 |
| 3149 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_MASK
0x00003f00 |
| 3150 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_GET(x) (
((x) & 0x00003f00) >> 8) |
| 3151 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H5_SET(x) (
((x) << 8) & 0x00003f00) |
| 3152 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_MSB
22 |
| 3153 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_LSB
16 |
| 3154 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_MASK
0x007f0000 |
| 3155 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_GET(x) ((
(x) & 0x007f0000) >> 16) |
| 3156 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H6_SET(x) ((
(x) << 16) & 0x007f0000) |
| 3157 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_MSB
30 |
| 3158 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_LSB
24 |
| 3159 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_MASK
0x7f000000 |
| 3160 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_GET(x) ((
(x) & 0x7f000000) >> 24) |
| 3161 #define PHY_BB_BBB_TXFIR_1_TXFIR_COEFF_H7_SET(x) ((
(x) << 24) & 0x7f000000) |
| 3162 |
| 3163 /* macros for BB_bbb_txfir_2 */ |
| 3164 #define PHY_BB_BBB_TXFIR_2_ADDRESS
0x0000a1fc |
| 3165 #define PHY_BB_BBB_TXFIR_2_OFFSET
0x0000a1fc |
| 3166 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_MSB
7 |
| 3167 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_LSB
0 |
| 3168 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_MASK
0x000000ff |
| 3169 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_GET(x) (
((x) & 0x000000ff) >> 0) |
| 3170 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H8_SET(x) (
((x) << 0) & 0x000000ff) |
| 3171 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_MSB
15 |
| 3172 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_LSB
8 |
| 3173 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_MASK
0x0000ff00 |
| 3174 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 3175 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H9_SET(x) (
((x) << 8) & 0x0000ff00) |
| 3176 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_MSB
23 |
| 3177 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_LSB
16 |
| 3178 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_MASK
0x00ff0000 |
| 3179 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_GET(x) ((
(x) & 0x00ff0000) >> 16) |
| 3180 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H10_SET(x) ((
(x) << 16) & 0x00ff0000) |
| 3181 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_MSB
31 |
| 3182 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_LSB
24 |
| 3183 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_MASK
0xff000000 |
| 3184 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_GET(x) ((
(x) & 0xff000000) >> 24) |
| 3185 #define PHY_BB_BBB_TXFIR_2_TXFIR_COEFF_H11_SET(x) ((
(x) << 24) & 0xff000000) |
| 3186 |
| 3187 /* macros for BB_modes_select */ |
| 3188 #define PHY_BB_MODES_SELECT_ADDRESS
0x0000a200 |
| 3189 #define PHY_BB_MODES_SELECT_OFFSET
0x0000a200 |
| 3190 #define PHY_BB_MODES_SELECT_CCK_MODE_MSB
0 |
| 3191 #define PHY_BB_MODES_SELECT_CCK_MODE_LSB
0 |
| 3192 #define PHY_BB_MODES_SELECT_CCK_MODE_MASK
0x00000001 |
| 3193 #define PHY_BB_MODES_SELECT_CCK_MODE_GET(x) (
((x) & 0x00000001) >> 0) |
| 3194 #define PHY_BB_MODES_SELECT_CCK_MODE_SET(x) (
((x) << 0) & 0x00000001) |
| 3195 #define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_MSB
2 |
| 3196 #define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_LSB
2 |
| 3197 #define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_MASK
0x00000004 |
| 3198 #define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_GET(x) (
((x) & 0x00000004) >> 2) |
| 3199 #define PHY_BB_MODES_SELECT_DYN_OFDM_CCK_MODE_SET(x) (
((x) << 2) & 0x00000004) |
| 3200 #define PHY_BB_MODES_SELECT_HALF_RATE_MODE_MSB
5 |
| 3201 #define PHY_BB_MODES_SELECT_HALF_RATE_MODE_LSB
5 |
| 3202 #define PHY_BB_MODES_SELECT_HALF_RATE_MODE_MASK
0x00000020 |
| 3203 #define PHY_BB_MODES_SELECT_HALF_RATE_MODE_GET(x) (
((x) & 0x00000020) >> 5) |
| 3204 #define PHY_BB_MODES_SELECT_HALF_RATE_MODE_SET(x) (
((x) << 5) & 0x00000020) |
| 3205 #define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_MSB
6 |
| 3206 #define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_LSB
6 |
| 3207 #define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_MASK
0x00000040 |
| 3208 #define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_GET(x) (
((x) & 0x00000040) >> 6) |
| 3209 #define PHY_BB_MODES_SELECT_QUARTER_RATE_MODE_SET(x) (
((x) << 6) & 0x00000040) |
| 3210 #define PHY_BB_MODES_SELECT_MAC_CLK_MODE_MSB
7 |
| 3211 #define PHY_BB_MODES_SELECT_MAC_CLK_MODE_LSB
7 |
| 3212 #define PHY_BB_MODES_SELECT_MAC_CLK_MODE_MASK
0x00000080 |
| 3213 #define PHY_BB_MODES_SELECT_MAC_CLK_MODE_GET(x) (
((x) & 0x00000080) >> 7) |
| 3214 #define PHY_BB_MODES_SELECT_MAC_CLK_MODE_SET(x) (
((x) << 7) & 0x00000080) |
| 3215 #define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_MSB
8 |
| 3216 #define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_LSB
8 |
| 3217 #define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_MASK
0x00000100 |
| 3218 #define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_GET(x) (
((x) & 0x00000100) >> 8) |
| 3219 #define PHY_BB_MODES_SELECT_DISABLE_DYN_CCK_DET_SET(x) (
((x) << 8) & 0x00000100) |
| 3220 |
| 3221 /* macros for BB_bbb_tx_ctrl */ |
| 3222 #define PHY_BB_BBB_TX_CTRL_ADDRESS
0x0000a204 |
| 3223 #define PHY_BB_BBB_TX_CTRL_OFFSET
0x0000a204 |
| 3224 #define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_MSB
0 |
| 3225 #define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_LSB
0 |
| 3226 #define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_MASK
0x00000001 |
| 3227 #define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_GET(x) (
((x) & 0x00000001) >> 0) |
| 3228 #define PHY_BB_BBB_TX_CTRL_DISABLE_SCRAMBLER_SET(x) (
((x) << 0) & 0x00000001) |
| 3229 #define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_MSB
1 |
| 3230 #define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_LSB
1 |
| 3231 #define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_MASK
0x00000002 |
| 3232 #define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_GET(x) (
((x) & 0x00000002) >> 1) |
| 3233 #define PHY_BB_BBB_TX_CTRL_USE_SCRAMBLER_SEED_SET(x) (
((x) << 1) & 0x00000002) |
| 3234 #define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_MSB
3 |
| 3235 #define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_LSB
2 |
| 3236 #define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_MASK
0x0000000c |
| 3237 #define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_GET(x) (
((x) & 0x0000000c) >> 2) |
| 3238 #define PHY_BB_BBB_TX_CTRL_TX_DAC_SCALE_CCK_SET(x) (
((x) << 2) & 0x0000000c) |
| 3239 #define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_MSB
4 |
| 3240 #define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_LSB
4 |
| 3241 #define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_MASK
0x00000010 |
| 3242 #define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_GET(x) (
((x) & 0x00000010) >> 4) |
| 3243 #define PHY_BB_BBB_TX_CTRL_TXFIR_JAPAN_CCK_SET(x) (
((x) << 4) & 0x00000010) |
| 3244 #define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_MSB
5 |
| 3245 #define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_LSB
5 |
| 3246 #define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_MASK
0x00000020 |
| 3247 #define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_GET(x) (
((x) & 0x00000020) >> 5) |
| 3248 #define PHY_BB_BBB_TX_CTRL_ALLOW_1MBPS_SHORT_SET(x) (
((x) << 5) & 0x00000020) |
| 3249 #define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_MSB
8 |
| 3250 #define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_LSB
6 |
| 3251 #define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_MASK
0x000001c0 |
| 3252 #define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_GET(x) (
((x) & 0x000001c0) >> 6) |
| 3253 #define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_1_SET(x) (
((x) << 6) & 0x000001c0) |
| 3254 #define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_MSB
11 |
| 3255 #define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_LSB
9 |
| 3256 #define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_MASK
0x00000e00 |
| 3257 #define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_GET(x) (
((x) & 0x00000e00) >> 9) |
| 3258 #define PHY_BB_BBB_TX_CTRL_TX_CCK_DELAY_2_SET(x) (
((x) << 9) & 0x00000e00) |
| 3259 |
| 3260 /* macros for BB_bbb_sig_detect */ |
| 3261 #define PHY_BB_BBB_SIG_DETECT_ADDRESS
0x0000a208 |
| 3262 #define PHY_BB_BBB_SIG_DETECT_OFFSET
0x0000a208 |
| 3263 #define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_MSB
5 |
| 3264 #define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_LSB
0 |
| 3265 #define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_MASK
0x0000003f |
| 3266 #define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_GET(x) (
((x) & 0x0000003f) >> 0) |
| 3267 #define PHY_BB_BBB_SIG_DETECT_WEAK_SIG_THR_CCK_SET(x) (
((x) << 0) & 0x0000003f) |
| 3268 #define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_MSB
12 |
| 3269 #define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_LSB
6 |
| 3270 #define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_MASK
0x00001fc0 |
| 3271 #define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_GET(x) (
((x) & 0x00001fc0) >> 6) |
| 3272 #define PHY_BB_BBB_SIG_DETECT_ANT_SWITCH_TIME_SET(x) (
((x) << 6) & 0x00001fc0) |
| 3273 #define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_MSB
13 |
| 3274 #define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_LSB
13 |
| 3275 #define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_MASK
0x00002000 |
| 3276 #define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_GET(x) ((
(x) & 0x00002000) >> 13) |
| 3277 #define PHY_BB_BBB_SIG_DETECT_ENABLE_ANT_FAST_DIV_SET(x) ((
(x) << 13) & 0x00002000) |
| 3278 #define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_MSB
14 |
| 3279 #define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_LSB
14 |
| 3280 #define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_MASK
0x00004000 |
| 3281 #define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_GET(x) ((
(x) & 0x00004000) >> 14) |
| 3282 #define PHY_BB_BBB_SIG_DETECT_LB_ALPHA_128_CCK_SET(x) ((
(x) << 14) & 0x00004000) |
| 3283 #define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_MSB
15 |
| 3284 #define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_LSB
15 |
| 3285 #define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_MASK
0x00008000 |
| 3286 #define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_GET(x) ((
(x) & 0x00008000) >> 15) |
| 3287 #define PHY_BB_BBB_SIG_DETECT_LB_RX_ENABLE_CCK_SET(x) ((
(x) << 15) & 0x00008000) |
| 3288 #define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_MSB
16 |
| 3289 #define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_LSB
16 |
| 3290 #define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_MASK
0x00010000 |
| 3291 #define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_GET(x) ((
(x) & 0x00010000) >> 16) |
| 3292 #define PHY_BB_BBB_SIG_DETECT_CYC32_COARSE_DC_EST_CCK_SET(x) ((
(x) << 16) & 0x00010000) |
| 3293 #define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_MSB
17 |
| 3294 #define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_LSB
17 |
| 3295 #define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_MASK
0x00020000 |
| 3296 #define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_GET(x) ((
(x) & 0x00020000) >> 17) |
| 3297 #define PHY_BB_BBB_SIG_DETECT_CYC64_COARSE_DC_EST_CCK_SET(x) ((
(x) << 17) & 0x00020000) |
| 3298 #define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_MSB
18 |
| 3299 #define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_LSB
18 |
| 3300 #define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_MASK
0x00040000 |
| 3301 #define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_GET(x) ((
(x) & 0x00040000) >> 18) |
| 3302 #define PHY_BB_BBB_SIG_DETECT_ENABLE_COARSE_DC_CCK_SET(x) ((
(x) << 18) & 0x00040000) |
| 3303 #define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_MSB
19 |
| 3304 #define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_LSB
19 |
| 3305 #define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_MASK
0x00080000 |
| 3306 #define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_GET(x) ((
(x) & 0x00080000) >> 19) |
| 3307 #define PHY_BB_BBB_SIG_DETECT_CYC256_FINE_DC_EST_CCK_SET(x) ((
(x) << 19) & 0x00080000) |
| 3308 #define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_MSB
20 |
| 3309 #define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_LSB
20 |
| 3310 #define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_MASK
0x00100000 |
| 3311 #define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_GET(x) ((
(x) & 0x00100000) >> 20) |
| 3312 #define PHY_BB_BBB_SIG_DETECT_ENABLE_FINE_DC_CCK_SET(x) ((
(x) << 20) & 0x00100000) |
| 3313 #define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_MSB
21 |
| 3314 #define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_LSB
21 |
| 3315 #define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_MASK
0x00200000 |
| 3316 #define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_GET(x) ((
(x) & 0x00200000) >> 21) |
| 3317 #define PHY_BB_BBB_SIG_DETECT_DELAY_START_SYNC_CCK_SET(x) ((
(x) << 21) & 0x00200000) |
| 3318 #define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_MSB
22 |
| 3319 #define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_LSB
22 |
| 3320 #define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_MASK
0x00400000 |
| 3321 #define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_GET(x) ((
(x) & 0x00400000) >> 22) |
| 3322 #define PHY_BB_BBB_SIG_DETECT_USE_DC_EST_DURING_SRCH_SET(x) ((
(x) << 22) & 0x00400000) |
| 3323 #define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_MSB
31 |
| 3324 #define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_LSB
31 |
| 3325 #define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_MASK
0x80000000 |
| 3326 #define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_GET(x) ((
(x) & 0x80000000) >> 31) |
| 3327 #define PHY_BB_BBB_SIG_DETECT_ENABLE_BARKER_TWO_PHASE_SET(x) ((
(x) << 31) & 0x80000000) |
| 3328 |
| 3329 /* macros for BB_ext_atten_switch_ctl_b0 */ |
| 3330 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_ADDRESS
0x0000a20c |
| 3331 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_OFFSET
0x0000a20c |
| 3332 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_MSB
5 |
| 3333 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_LSB
0 |
| 3334 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_MASK
0x0000003f |
| 3335 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_GET(x) (
((x) & 0x0000003f) >> 0) |
| 3336 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_DB_0_SET(x) (
((x) << 0) & 0x0000003f) |
| 3337 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_MSB
11 |
| 3338 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_LSB
6 |
| 3339 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_MASK
0x00000fc0 |
| 3340 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 3341 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_DB_0_SET(x) (
((x) << 6) & 0x00000fc0) |
| 3342 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_MSB
16 |
| 3343 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_LSB
12 |
| 3344 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_MASK
0x0001f000 |
| 3345 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_GET(x) ((
(x) & 0x0001f000) >> 12) |
| 3346 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN1_MARGIN_0_SET(x) ((
(x) << 12) & 0x0001f000) |
| 3347 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_MSB
21 |
| 3348 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_LSB
17 |
| 3349 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_MASK
0x003e0000 |
| 3350 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_GET(x) ((
(x) & 0x003e0000) >> 17) |
| 3351 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B0_XATTEN2_MARGIN_0_SET(x) ((
(x) << 17) & 0x003e0000) |
| 3352 |
| 3353 /* macros for BB_bbb_rx_ctrl_1 */ |
| 3354 #define PHY_BB_BBB_RX_CTRL_1_ADDRESS
0x0000a210 |
| 3355 #define PHY_BB_BBB_RX_CTRL_1_OFFSET
0x0000a210 |
| 3356 #define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_MSB
2 |
| 3357 #define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_LSB
0 |
| 3358 #define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_MASK
0x00000007 |
| 3359 #define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_GET(x) (
((x) & 0x00000007) >> 0) |
| 3360 #define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_2_SET(x) (
((x) << 0) & 0x00000007) |
| 3361 #define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_MSB
7 |
| 3362 #define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_LSB
3 |
| 3363 #define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_MASK
0x000000f8 |
| 3364 #define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_GET(x) (
((x) & 0x000000f8) >> 3) |
| 3365 #define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_THRESHOLD_SET(x) (
((x) << 3) & 0x000000f8) |
| 3366 #define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_MSB
10 |
| 3367 #define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_LSB
8 |
| 3368 #define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_MASK
0x00000700 |
| 3369 #define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_GET(x) (
((x) & 0x00000700) >> 8) |
| 3370 #define PHY_BB_BBB_RX_CTRL_1_COARSE_TIM_N_SYNC_SET(x) (
((x) << 8) & 0x00000700) |
| 3371 #define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_MSB
15 |
| 3372 #define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_LSB
11 |
| 3373 #define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_MASK
0x0000f800 |
| 3374 #define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_GET(x) ((
(x) & 0x0000f800) >> 11) |
| 3375 #define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_LONG_SET(x) ((
(x) << 11) & 0x0000f800) |
| 3376 #define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_MSB
20 |
| 3377 #define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_LSB
16 |
| 3378 #define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_MASK
0x001f0000 |
| 3379 #define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_GET(x) ((
(x) & 0x001f0000) >> 16) |
| 3380 #define PHY_BB_BBB_RX_CTRL_1_MAX_BAL_SHORT_SET(x) ((
(x) << 16) & 0x001f0000) |
| 3381 #define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_MSB
23 |
| 3382 #define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_LSB
21 |
| 3383 #define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_MASK
0x00e00000 |
| 3384 #define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_GET(x) ((
(x) & 0x00e00000) >> 21) |
| 3385 #define PHY_BB_BBB_RX_CTRL_1_RECON_LMS_STEP_SET(x) ((
(x) << 21) & 0x00e00000) |
| 3386 #define PHY_BB_BBB_RX_CTRL_1_SB_CHECK_WIN_MSB
30 |
| 3387 #define PHY_BB_BBB_RX_CTRL_1_SB_CHECK_WIN_LSB
24 |
| 3388 #define PHY_BB_BBB_RX_CTRL_1_SB_CHECK_WIN_MASK
0x7f000000 |
| 3389 #define PHY_BB_BBB_RX_CTRL_1_SB_CHECK_WIN_GET(x) ((
(x) & 0x7f000000) >> 24) |
| 3390 #define PHY_BB_BBB_RX_CTRL_1_SB_CHECK_WIN_SET(x) ((
(x) << 24) & 0x7f000000) |
| 3391 #define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_MSB
31 |
| 3392 #define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_LSB
31 |
| 3393 #define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_MASK
0x80000000 |
| 3394 #define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_GET(x) ((
(x) & 0x80000000) >> 31) |
| 3395 #define PHY_BB_BBB_RX_CTRL_1_EN_RX_ABORT_CCK_SET(x) ((
(x) << 31) & 0x80000000) |
| 3396 |
| 3397 /* macros for BB_bbb_rx_ctrl_2 */ |
| 3398 #define PHY_BB_BBB_RX_CTRL_2_ADDRESS
0x0000a214 |
| 3399 #define PHY_BB_BBB_RX_CTRL_2_OFFSET
0x0000a214 |
| 3400 #define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_MSB
5 |
| 3401 #define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_LSB
0 |
| 3402 #define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_MASK
0x0000003f |
| 3403 #define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_GET(x) (
((x) & 0x0000003f) >> 0) |
| 3404 #define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_N_AVG_LONG_SET(x) (
((x) << 0) & 0x0000003f) |
| 3405 #define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_MSB
11 |
| 3406 #define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_LSB
6 |
| 3407 #define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_MASK
0x00000fc0 |
| 3408 #define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 3409 #define PHY_BB_BBB_RX_CTRL_2_CHAN_AVG_LONG_SET(x) (
((x) << 6) & 0x00000fc0) |
| 3410 #define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_MSB
16 |
| 3411 #define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_LSB
12 |
| 3412 #define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_MASK
0x0001f000 |
| 3413 #define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_GET(x) ((
(x) & 0x0001f000) >> 12) |
| 3414 #define PHY_BB_BBB_RX_CTRL_2_COARSE_TIM_THRESHOLD_3_SET(x) ((
(x) << 12) & 0x0001f000) |
| 3415 #define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_MSB
21 |
| 3416 #define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_LSB
17 |
| 3417 #define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_MASK
0x003e0000 |
| 3418 #define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_GET(x) ((
(x) & 0x003e0000) >> 17) |
| 3419 #define PHY_BB_BBB_RX_CTRL_2_FREQ_TRACK_UPDATE_PERIOD_SET(x) ((
(x) << 17) & 0x003e0000) |
| 3420 #define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_MSB
25 |
| 3421 #define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_LSB
22 |
| 3422 #define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_MASK
0x03c00000 |
| 3423 #define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_GET(x) ((
(x) & 0x03c00000) >> 22) |
| 3424 #define PHY_BB_BBB_RX_CTRL_2_FREQ_EST_SCALING_PERIOD_SET(x) ((
(x) << 22) & 0x03c00000) |
| 3425 #define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_MSB
31 |
| 3426 #define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_LSB
26 |
| 3427 #define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_MASK
0xfc000000 |
| 3428 #define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_GET(x) ((
(x) & 0xfc000000) >> 26) |
| 3429 #define PHY_BB_BBB_RX_CTRL_2_LOOP_COEF_DPSK_C2_DATA_SET(x) ((
(x) << 26) & 0xfc000000) |
| 3430 |
| 3431 /* macros for BB_bbb_rx_ctrl_3 */ |
| 3432 #define PHY_BB_BBB_RX_CTRL_3_ADDRESS
0x0000a218 |
| 3433 #define PHY_BB_BBB_RX_CTRL_3_OFFSET
0x0000a218 |
| 3434 #define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_MSB
7 |
| 3435 #define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_LSB
0 |
| 3436 #define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_MASK
0x000000ff |
| 3437 #define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_GET(x) (
((x) & 0x000000ff) >> 0) |
| 3438 #define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_DPSK_SET(x) (
((x) << 0) & 0x000000ff) |
| 3439 #define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_MSB
15 |
| 3440 #define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_LSB
8 |
| 3441 #define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_MASK
0x0000ff00 |
| 3442 #define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 3443 #define PHY_BB_BBB_RX_CTRL_3_TIM_ADJUST_FREQ_CCK_SET(x) (
((x) << 8) & 0x0000ff00) |
| 3444 #define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_MSB
23 |
| 3445 #define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_LSB
16 |
| 3446 #define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_MASK
0x00ff0000 |
| 3447 #define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_GET(x) ((
(x) & 0x00ff0000) >> 16) |
| 3448 #define PHY_BB_BBB_RX_CTRL_3_TIMER_N_SFD_SET(x) ((
(x) << 16) & 0x00ff0000) |
| 3449 |
| 3450 /* macros for BB_bbb_rx_ctrl_4 */ |
| 3451 #define PHY_BB_BBB_RX_CTRL_4_ADDRESS
0x0000a21c |
| 3452 #define PHY_BB_BBB_RX_CTRL_4_OFFSET
0x0000a21c |
| 3453 #define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_MSB
3 |
| 3454 #define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_LSB
0 |
| 3455 #define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_MASK
0x0000000f |
| 3456 #define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_GET(x) (
((x) & 0x0000000f) >> 0) |
| 3457 #define PHY_BB_BBB_RX_CTRL_4_TIMER_N_SYNC_SET(x) (
((x) << 0) & 0x0000000f) |
| 3458 #define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_MSB
15 |
| 3459 #define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_LSB
4 |
| 3460 #define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_MASK
0x0000fff0 |
| 3461 #define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_GET(x) (
((x) & 0x0000fff0) >> 4) |
| 3462 #define PHY_BB_BBB_RX_CTRL_4_TIM_ADJUST_TIMER_EXP_SET(x) (
((x) << 4) & 0x0000fff0) |
| 3463 #define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_MSB
16 |
| 3464 #define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_LSB
16 |
| 3465 #define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_MASK
0x00010000 |
| 3466 #define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_GET(x) ((
(x) & 0x00010000) >> 16) |
| 3467 #define PHY_BB_BBB_RX_CTRL_4_FORCE_UNLOCKED_CLOCKS_SET(x) ((
(x) << 16) & 0x00010000) |
| 3468 #define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_MSB
17 |
| 3469 #define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_LSB
17 |
| 3470 #define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_MASK
0x00020000 |
| 3471 #define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_GET(x) ((
(x) & 0x00020000) >> 17) |
| 3472 #define PHY_BB_BBB_RX_CTRL_4_DYNAMIC_PREAM_SEL_SET(x) ((
(x) << 17) & 0x00020000) |
| 3473 #define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_MSB
18 |
| 3474 #define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_LSB
18 |
| 3475 #define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_MASK
0x00040000 |
| 3476 #define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_GET(x) ((
(x) & 0x00040000) >> 18) |
| 3477 #define PHY_BB_BBB_RX_CTRL_4_SHORT_PREAMBLE_SET(x) ((
(x) << 18) & 0x00040000) |
| 3478 #define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_MSB
24 |
| 3479 #define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_LSB
19 |
| 3480 #define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_MASK
0x01f80000 |
| 3481 #define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_GET(x) ((
(x) & 0x01f80000) >> 19) |
| 3482 #define PHY_BB_BBB_RX_CTRL_4_FREQ_EST_N_AVG_SHORT_SET(x) ((
(x) << 19) & 0x01f80000) |
| 3483 #define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_MSB
30 |
| 3484 #define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_LSB
25 |
| 3485 #define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_MASK
0x7e000000 |
| 3486 #define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_GET(x) ((
(x) & 0x7e000000) >> 25) |
| 3487 #define PHY_BB_BBB_RX_CTRL_4_CHAN_AVG_SHORT_SET(x) ((
(x) << 25) & 0x7e000000) |
| 3488 |
| 3489 /* macros for BB_bbb_rx_ctrl_5 */ |
| 3490 #define PHY_BB_BBB_RX_CTRL_5_ADDRESS
0x0000a220 |
| 3491 #define PHY_BB_BBB_RX_CTRL_5_OFFSET
0x0000a220 |
| 3492 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_MSB
4 |
| 3493 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_LSB
0 |
| 3494 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_MASK
0x0000001f |
| 3495 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_GET(x) (
((x) & 0x0000001f) >> 0) |
| 3496 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_DATA_SET(x) (
((x) << 0) & 0x0000001f) |
| 3497 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_MSB
9 |
| 3498 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_LSB
5 |
| 3499 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_MASK
0x000003e0 |
| 3500 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_GET(x) (
((x) & 0x000003e0) >> 5) |
| 3501 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C1_HEAD_SET(x) (
((x) << 5) & 0x000003e0) |
| 3502 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_MSB
15 |
| 3503 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_LSB
10 |
| 3504 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_MASK
0x0000fc00 |
| 3505 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_GET(x) ((
(x) & 0x0000fc00) >> 10) |
| 3506 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_DPSK_C2_HEAD_SET(x) ((
(x) << 10) & 0x0000fc00) |
| 3507 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_MSB
20 |
| 3508 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_LSB
16 |
| 3509 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_MASK
0x001f0000 |
| 3510 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_GET(x) ((
(x) & 0x001f0000) >> 16) |
| 3511 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C1_SET(x) ((
(x) << 16) & 0x001f0000) |
| 3512 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_MSB
26 |
| 3513 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_LSB
21 |
| 3514 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_MASK
0x07e00000 |
| 3515 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_GET(x) ((
(x) & 0x07e00000) >> 21) |
| 3516 #define PHY_BB_BBB_RX_CTRL_5_LOOP_COEF_CCK_C2_SET(x) ((
(x) << 21) & 0x07e00000) |
| 3517 |
| 3518 /* macros for BB_bbb_rx_ctrl_6 */ |
| 3519 #define PHY_BB_BBB_RX_CTRL_6_ADDRESS
0x0000a224 |
| 3520 #define PHY_BB_BBB_RX_CTRL_6_OFFSET
0x0000a224 |
| 3521 #define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_MSB
9 |
| 3522 #define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_LSB
0 |
| 3523 #define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_MASK
0x000003ff |
| 3524 #define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_GET(x) (
((x) & 0x000003ff) >> 0) |
| 3525 #define PHY_BB_BBB_RX_CTRL_6_SYNC_START_DELAY_SET(x) (
((x) << 0) & 0x000003ff) |
| 3526 #define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_MSB
10 |
| 3527 #define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_LSB
10 |
| 3528 #define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_MASK
0x00000400 |
| 3529 #define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_GET(x) ((
(x) & 0x00000400) >> 10) |
| 3530 #define PHY_BB_BBB_RX_CTRL_6_MAP_1S_TO_2S_SET(x) ((
(x) << 10) & 0x00000400) |
| 3531 #define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_MSB
20 |
| 3532 #define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_LSB
11 |
| 3533 #define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_MASK
0x001ff800 |
| 3534 #define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_GET(x) ((
(x) & 0x001ff800) >> 11) |
| 3535 #define PHY_BB_BBB_RX_CTRL_6_START_IIR_DELAY_SET(x) ((
(x) << 11) & 0x001ff800) |
| 3536 |
| 3537 /* macros for BB_bbb_dagc_ctrl */ |
| 3538 #define PHY_BB_BBB_DAGC_CTRL_ADDRESS
0x0000a228 |
| 3539 #define PHY_BB_BBB_DAGC_CTRL_OFFSET
0x0000a228 |
| 3540 #define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_MSB
0 |
| 3541 #define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_LSB
0 |
| 3542 #define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_MASK
0x00000001 |
| 3543 #define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_GET(x) (
((x) & 0x00000001) >> 0) |
| 3544 #define PHY_BB_BBB_DAGC_CTRL_ENABLE_DAGC_CCK_SET(x) (
((x) << 0) & 0x00000001) |
| 3545 #define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_MSB
8 |
| 3546 #define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_LSB
1 |
| 3547 #define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_MASK
0x000001fe |
| 3548 #define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_GET(x) (
((x) & 0x000001fe) >> 1) |
| 3549 #define PHY_BB_BBB_DAGC_CTRL_DAGC_TARGET_PWR_CCK_SET(x) (
((x) << 1) & 0x000001fe) |
| 3550 #define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_MSB
9 |
| 3551 #define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_LSB
9 |
| 3552 #define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_MASK
0x00000200 |
| 3553 #define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_GET(x) (
((x) & 0x00000200) >> 9) |
| 3554 #define PHY_BB_BBB_DAGC_CTRL_ENABLE_BARKER_RSSI_THR_SET(x) (
((x) << 9) & 0x00000200) |
| 3555 #define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_MSB
16 |
| 3556 #define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_LSB
10 |
| 3557 #define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_MASK
0x0001fc00 |
| 3558 #define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_GET(x) ((
(x) & 0x0001fc00) >> 10) |
| 3559 #define PHY_BB_BBB_DAGC_CTRL_BARKER_RSSI_THR_SET(x) ((
(x) << 10) & 0x0001fc00) |
| 3560 #define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_MSB
17 |
| 3561 #define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_LSB
17 |
| 3562 #define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_MASK
0x00020000 |
| 3563 #define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_GET(x) ((
(x) & 0x00020000) >> 17) |
| 3564 #define PHY_BB_BBB_DAGC_CTRL_ENABLE_FIRSTEP_SEL_SET(x) ((
(x) << 17) & 0x00020000) |
| 3565 #define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_MSB
23 |
| 3566 #define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_LSB
18 |
| 3567 #define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_MASK
0x00fc0000 |
| 3568 #define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_GET(x) ((
(x) & 0x00fc0000) >> 18) |
| 3569 #define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_2_SET(x) ((
(x) << 18) & 0x00fc0000) |
| 3570 #define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_MSB
27 |
| 3571 #define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_LSB
24 |
| 3572 #define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_MASK
0x0f000000 |
| 3573 #define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_GET(x) ((
(x) & 0x0f000000) >> 24) |
| 3574 #define PHY_BB_BBB_DAGC_CTRL_FIRSTEP_COUNT_LGMAX_SET(x) ((
(x) << 24) & 0x0f000000) |
| 3575 |
| 3576 /* macros for BB_force_clken_cck */ |
| 3577 #define PHY_BB_FORCE_CLKEN_CCK_ADDRESS
0x0000a22c |
| 3578 #define PHY_BB_FORCE_CLKEN_CCK_OFFSET
0x0000a22c |
| 3579 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_MSB
0 |
| 3580 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_LSB
0 |
| 3581 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_MASK
0x00000001 |
| 3582 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_GET(x) (
((x) & 0x00000001) >> 0) |
| 3583 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE0_SET(x) (
((x) << 0) & 0x00000001) |
| 3584 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_MSB
1 |
| 3585 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_LSB
1 |
| 3586 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_MASK
0x00000002 |
| 3587 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_GET(x) (
((x) & 0x00000002) >> 1) |
| 3588 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE1_SET(x) (
((x) << 1) & 0x00000002) |
| 3589 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_MSB
2 |
| 3590 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_LSB
2 |
| 3591 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_MASK
0x00000004 |
| 3592 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_GET(x) (
((x) & 0x00000004) >> 2) |
| 3593 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE2_SET(x) (
((x) << 2) & 0x00000004) |
| 3594 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_MSB
3 |
| 3595 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_LSB
3 |
| 3596 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_MASK
0x00000008 |
| 3597 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_GET(x) (
((x) & 0x00000008) >> 3) |
| 3598 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ENABLE3_SET(x) (
((x) << 3) & 0x00000008) |
| 3599 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_MSB
4 |
| 3600 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_LSB
4 |
| 3601 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_MASK
0x00000010 |
| 3602 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_GET(x) (
((x) & 0x00000010) >> 4) |
| 3603 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_RX_ALWAYS_SET(x) (
((x) << 4) & 0x00000010) |
| 3604 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_MSB
5 |
| 3605 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_LSB
5 |
| 3606 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_MASK
0x00000020 |
| 3607 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_GET(x) (
((x) & 0x00000020) >> 5) |
| 3608 #define PHY_BB_FORCE_CLKEN_CCK_FORCE_TXSM_CLKEN_SET(x) (
((x) << 5) & 0x00000020) |
| 3609 |
| 3610 /* macros for BB_rx_clear_delay */ |
| 3611 #define PHY_BB_RX_CLEAR_DELAY_ADDRESS
0x0000a230 |
| 3612 #define PHY_BB_RX_CLEAR_DELAY_OFFSET
0x0000a230 |
| 3613 #define PHY_BB_RX_CLEAR_DELAY_OFDM_XR_RX_CLEAR_DELAY_MSB
9 |
| 3614 #define PHY_BB_RX_CLEAR_DELAY_OFDM_XR_RX_CLEAR_DELAY_LSB
0 |
| 3615 #define PHY_BB_RX_CLEAR_DELAY_OFDM_XR_RX_CLEAR_DELAY_MASK
0x000003ff |
| 3616 #define PHY_BB_RX_CLEAR_DELAY_OFDM_XR_RX_CLEAR_DELAY_GET(x) (
((x) & 0x000003ff) >> 0) |
| 3617 #define PHY_BB_RX_CLEAR_DELAY_OFDM_XR_RX_CLEAR_DELAY_SET(x) (
((x) << 0) & 0x000003ff) |
| 3618 |
| 3619 /* macros for BB_powertx_rate3 */ |
| 3620 #define PHY_BB_POWERTX_RATE3_ADDRESS
0x0000a234 |
| 3621 #define PHY_BB_POWERTX_RATE3_OFFSET
0x0000a234 |
| 3622 #define PHY_BB_POWERTX_RATE3_POWERTX_1L_MSB
5 |
| 3623 #define PHY_BB_POWERTX_RATE3_POWERTX_1L_LSB
0 |
| 3624 #define PHY_BB_POWERTX_RATE3_POWERTX_1L_MASK
0x0000003f |
| 3625 #define PHY_BB_POWERTX_RATE3_POWERTX_1L_GET(x) (
((x) & 0x0000003f) >> 0) |
| 3626 #define PHY_BB_POWERTX_RATE3_POWERTX_1L_SET(x) (
((x) << 0) & 0x0000003f) |
| 3627 #define PHY_BB_POWERTX_RATE3_POWERTX_2L_MSB
21 |
| 3628 #define PHY_BB_POWERTX_RATE3_POWERTX_2L_LSB
16 |
| 3629 #define PHY_BB_POWERTX_RATE3_POWERTX_2L_MASK
0x003f0000 |
| 3630 #define PHY_BB_POWERTX_RATE3_POWERTX_2L_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 3631 #define PHY_BB_POWERTX_RATE3_POWERTX_2L_SET(x) ((
(x) << 16) & 0x003f0000) |
| 3632 #define PHY_BB_POWERTX_RATE3_POWERTX_2S_MSB
29 |
| 3633 #define PHY_BB_POWERTX_RATE3_POWERTX_2S_LSB
24 |
| 3634 #define PHY_BB_POWERTX_RATE3_POWERTX_2S_MASK
0x3f000000 |
| 3635 #define PHY_BB_POWERTX_RATE3_POWERTX_2S_GET(x) ((
(x) & 0x3f000000) >> 24) |
| 3636 #define PHY_BB_POWERTX_RATE3_POWERTX_2S_SET(x) ((
(x) << 24) & 0x3f000000) |
| 3637 |
| 3638 /* macros for BB_powertx_rate4 */ |
| 3639 #define PHY_BB_POWERTX_RATE4_ADDRESS
0x0000a238 |
| 3640 #define PHY_BB_POWERTX_RATE4_OFFSET
0x0000a238 |
| 3641 #define PHY_BB_POWERTX_RATE4_POWERTX_55L_MSB
5 |
| 3642 #define PHY_BB_POWERTX_RATE4_POWERTX_55L_LSB
0 |
| 3643 #define PHY_BB_POWERTX_RATE4_POWERTX_55L_MASK
0x0000003f |
| 3644 #define PHY_BB_POWERTX_RATE4_POWERTX_55L_GET(x) (
((x) & 0x0000003f) >> 0) |
| 3645 #define PHY_BB_POWERTX_RATE4_POWERTX_55L_SET(x) (
((x) << 0) & 0x0000003f) |
| 3646 #define PHY_BB_POWERTX_RATE4_POWERTX_55S_MSB
13 |
| 3647 #define PHY_BB_POWERTX_RATE4_POWERTX_55S_LSB
8 |
| 3648 #define PHY_BB_POWERTX_RATE4_POWERTX_55S_MASK
0x00003f00 |
| 3649 #define PHY_BB_POWERTX_RATE4_POWERTX_55S_GET(x) (
((x) & 0x00003f00) >> 8) |
| 3650 #define PHY_BB_POWERTX_RATE4_POWERTX_55S_SET(x) (
((x) << 8) & 0x00003f00) |
| 3651 #define PHY_BB_POWERTX_RATE4_POWERTX_11L_MSB
21 |
| 3652 #define PHY_BB_POWERTX_RATE4_POWERTX_11L_LSB
16 |
| 3653 #define PHY_BB_POWERTX_RATE4_POWERTX_11L_MASK
0x003f0000 |
| 3654 #define PHY_BB_POWERTX_RATE4_POWERTX_11L_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 3655 #define PHY_BB_POWERTX_RATE4_POWERTX_11L_SET(x) ((
(x) << 16) & 0x003f0000) |
| 3656 #define PHY_BB_POWERTX_RATE4_POWERTX_11S_MSB
29 |
| 3657 #define PHY_BB_POWERTX_RATE4_POWERTX_11S_LSB
24 |
| 3658 #define PHY_BB_POWERTX_RATE4_POWERTX_11S_MASK
0x3f000000 |
| 3659 #define PHY_BB_POWERTX_RATE4_POWERTX_11S_GET(x) ((
(x) & 0x3f000000) >> 24) |
| 3660 #define PHY_BB_POWERTX_RATE4_POWERTX_11S_SET(x) ((
(x) << 24) & 0x3f000000) |
| 3661 |
| 3662 /* macros for BB_cck_spur_mit */ |
| 3663 #define PHY_BB_CCK_SPUR_MIT_ADDRESS
0x0000a240 |
| 3664 #define PHY_BB_CCK_SPUR_MIT_OFFSET
0x0000a240 |
| 3665 #define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_MSB
0 |
| 3666 #define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_LSB
0 |
| 3667 #define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_MASK
0x00000001 |
| 3668 #define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_GET(x) (
((x) & 0x00000001) >> 0) |
| 3669 #define PHY_BB_CCK_SPUR_MIT_USE_CCK_SPUR_MIT_SET(x) (
((x) << 0) & 0x00000001) |
| 3670 #define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_MSB
8 |
| 3671 #define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_LSB
1 |
| 3672 #define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_MASK
0x000001fe |
| 3673 #define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_GET(x) (
((x) & 0x000001fe) >> 1) |
| 3674 #define PHY_BB_CCK_SPUR_MIT_SPUR_RSSI_THR_SET(x) (
((x) << 1) & 0x000001fe) |
| 3675 #define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_MSB
28 |
| 3676 #define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_LSB
9 |
| 3677 #define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_MASK
0x1ffffe00 |
| 3678 #define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_GET(x) (
((x) & 0x1ffffe00) >> 9) |
| 3679 #define PHY_BB_CCK_SPUR_MIT_CCK_SPUR_FREQ_SET(x) (
((x) << 9) & 0x1ffffe00) |
| 3680 #define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_MSB
30 |
| 3681 #define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_LSB
29 |
| 3682 #define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_MASK
0x60000000 |
| 3683 #define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_GET(x) ((
(x) & 0x60000000) >> 29) |
| 3684 #define PHY_BB_CCK_SPUR_MIT_SPUR_FILTER_TYPE_SET(x) ((
(x) << 29) & 0x60000000) |
| 3685 |
| 3686 /* macros for BB_panic_watchdog_status */ |
| 3687 #define PHY_BB_PANIC_WATCHDOG_STATUS_ADDRESS
0x0000a244 |
| 3688 #define PHY_BB_PANIC_WATCHDOG_STATUS_OFFSET
0x0000a244 |
| 3689 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_1_MSB
2 |
| 3690 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_1_LSB
0 |
| 3691 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_1_MASK
0x00000007 |
| 3692 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_1_GET(x) (
((x) & 0x00000007) >> 0) |
| 3693 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_1_SET(x) (
((x) << 0) & 0x00000007) |
| 3694 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_DET_HANG_MSB
3 |
| 3695 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_DET_HANG_LSB
3 |
| 3696 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_DET_HANG_MASK
0x00000008 |
| 3697 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_DET_HANG_GET(x) (
((x) & 0x00000008) >> 3) |
| 3698 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_DET_HANG_SET(x) (
((x) << 3) & 0x00000008) |
| 3699 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_2_MSB
7 |
| 3700 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_2_LSB
4 |
| 3701 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_2_MASK
0x000000f0 |
| 3702 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_2_GET(x) (
((x) & 0x000000f0) >> 4) |
| 3703 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_2_SET(x) (
((x) << 4) & 0x000000f0) |
| 3704 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_3_MSB
11 |
| 3705 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_3_LSB
8 |
| 3706 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_3_MASK
0x00000f00 |
| 3707 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_3_GET(x) (
((x) & 0x00000f00) >> 8) |
| 3708 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_3_SET(x) (
((x) << 8) & 0x00000f00) |
| 3709 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_4_MSB
15 |
| 3710 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_4_LSB
12 |
| 3711 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_4_MASK
0x0000f000 |
| 3712 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_4_GET(x) ((
(x) & 0x0000f000) >> 12) |
| 3713 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_4_SET(x) ((
(x) << 12) & 0x0000f000) |
| 3714 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_5_MSB
19 |
| 3715 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_5_LSB
16 |
| 3716 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_5_MASK
0x000f0000 |
| 3717 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_5_GET(x) ((
(x) & 0x000f0000) >> 16) |
| 3718 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_5_SET(x) ((
(x) << 16) & 0x000f0000) |
| 3719 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_6_MSB
23 |
| 3720 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_6_LSB
20 |
| 3721 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_6_MASK
0x00f00000 |
| 3722 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_6_GET(x) ((
(x) & 0x00f00000) >> 20) |
| 3723 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_6_SET(x) ((
(x) << 20) & 0x00f00000) |
| 3724 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_7_MSB
27 |
| 3725 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_7_LSB
24 |
| 3726 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_7_MASK
0x0f000000 |
| 3727 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_7_GET(x) ((
(x) & 0x0f000000) >> 24) |
| 3728 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_7_SET(x) ((
(x) << 24) & 0x0f000000) |
| 3729 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_8_MSB
31 |
| 3730 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_8_LSB
28 |
| 3731 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_8_MASK
0xf0000000 |
| 3732 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_8_GET(x) ((
(x) & 0xf0000000) >> 28) |
| 3733 #define PHY_BB_PANIC_WATCHDOG_STATUS_PANIC_WATCHDOG_STATUS_8_SET(x) ((
(x) << 28) & 0xf0000000) |
| 3734 |
| 3735 /* macros for BB_panic_watchdog_ctrl_1 */ |
| 3736 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_ADDRESS
0x0000a248 |
| 3737 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_OFFSET
0x0000a248 |
| 3738 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_ENABLE_PANIC_WATCHDOG_NON_IDLE_MSB
0 |
| 3739 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_ENABLE_PANIC_WATCHDOG_NON_IDLE_LSB
0 |
| 3740 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_ENABLE_PANIC_WATCHDOG_NON_IDLE_MASK
0x00000001 |
| 3741 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_ENABLE_PANIC_WATCHDOG_NON_IDLE_GET(x) (
((x) & 0x00000001) >> 0) |
| 3742 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_ENABLE_PANIC_WATCHDOG_NON_IDLE_SET(x) (
((x) << 0) & 0x00000001) |
| 3743 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_ENABLE_PANIC_WATCHDOG_IDLE_MSB
1 |
| 3744 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_ENABLE_PANIC_WATCHDOG_IDLE_LSB
1 |
| 3745 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_ENABLE_PANIC_WATCHDOG_IDLE_MASK
0x00000002 |
| 3746 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_ENABLE_PANIC_WATCHDOG_IDLE_GET(x) (
((x) & 0x00000002) >> 1) |
| 3747 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_ENABLE_PANIC_WATCHDOG_IDLE_SET(x) (
((x) << 1) & 0x00000002) |
| 3748 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_PANIC_WATCHDOG_NON_IDLE_LIMIT_MSB
15 |
| 3749 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_PANIC_WATCHDOG_NON_IDLE_LIMIT_LSB
2 |
| 3750 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_PANIC_WATCHDOG_NON_IDLE_LIMIT_MASK
0x0000fffc |
| 3751 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_PANIC_WATCHDOG_NON_IDLE_LIMIT_GET(x) (
((x) & 0x0000fffc) >> 2) |
| 3752 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_PANIC_WATCHDOG_NON_IDLE_LIMIT_SET(x) (
((x) << 2) & 0x0000fffc) |
| 3753 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_PANIC_WATCHDOG_IDLE_LIMIT_MSB
31 |
| 3754 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_PANIC_WATCHDOG_IDLE_LIMIT_LSB
16 |
| 3755 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_PANIC_WATCHDOG_IDLE_LIMIT_MASK
0xffff0000 |
| 3756 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_PANIC_WATCHDOG_IDLE_LIMIT_GET(x) ((
(x) & 0xffff0000) >> 16) |
| 3757 #define PHY_BB_PANIC_WATCHDOG_CTRL_1_PANIC_WATCHDOG_IDLE_LIMIT_SET(x) ((
(x) << 16) & 0xffff0000) |
| 3758 |
| 3759 /* macros for BB_panic_watchdog_ctrl_2 */ |
| 3760 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_ADDRESS
0x0000a24c |
| 3761 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_OFFSET
0x0000a24c |
| 3762 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_MSB
0 |
| 3763 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_LSB
0 |
| 3764 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_MASK
0x00000001 |
| 3765 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_GET(x) (
((x) & 0x00000001) >> 0) |
| 3766 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_FORCE_FAST_ADC_CLK_SET(x) (
((x) << 0) & 0x00000001) |
| 3767 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_PANIC_WATCHDOG_RESET_ENA_MSB
1 |
| 3768 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_PANIC_WATCHDOG_RESET_ENA_LSB
1 |
| 3769 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_PANIC_WATCHDOG_RESET_ENA_MASK
0x00000002 |
| 3770 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_PANIC_WATCHDOG_RESET_ENA_GET(x) (
((x) & 0x00000002) >> 1) |
| 3771 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_PANIC_WATCHDOG_RESET_ENA_SET(x) (
((x) << 1) & 0x00000002) |
| 3772 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_PANIC_WATCHDOG_IRQ_ENA_MSB
2 |
| 3773 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_PANIC_WATCHDOG_IRQ_ENA_LSB
2 |
| 3774 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_PANIC_WATCHDOG_IRQ_ENA_MASK
0x00000004 |
| 3775 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_PANIC_WATCHDOG_IRQ_ENA_GET(x) (
((x) & 0x00000004) >> 2) |
| 3776 #define PHY_BB_PANIC_WATCHDOG_CTRL_2_PANIC_WATCHDOG_IRQ_ENA_SET(x) (
((x) << 2) & 0x00000004) |
| 3777 |
| 3778 /* macros for BB_iqcorr_ctrl_cck */ |
| 3779 #define PHY_BB_IQCORR_CTRL_CCK_ADDRESS
0x0000a250 |
| 3780 #define PHY_BB_IQCORR_CTRL_CCK_OFFSET
0x0000a250 |
| 3781 #define PHY_BB_IQCORR_CTRL_CCK_IQCORR_Q_Q_COFF_CCK_MSB
4 |
| 3782 #define PHY_BB_IQCORR_CTRL_CCK_IQCORR_Q_Q_COFF_CCK_LSB
0 |
| 3783 #define PHY_BB_IQCORR_CTRL_CCK_IQCORR_Q_Q_COFF_CCK_MASK
0x0000001f |
| 3784 #define PHY_BB_IQCORR_CTRL_CCK_IQCORR_Q_Q_COFF_CCK_GET(x) (
((x) & 0x0000001f) >> 0) |
| 3785 #define PHY_BB_IQCORR_CTRL_CCK_IQCORR_Q_Q_COFF_CCK_SET(x) (
((x) << 0) & 0x0000001f) |
| 3786 #define PHY_BB_IQCORR_CTRL_CCK_IQCORR_Q_I_COFF_CCK_MSB
10 |
| 3787 #define PHY_BB_IQCORR_CTRL_CCK_IQCORR_Q_I_COFF_CCK_LSB
5 |
| 3788 #define PHY_BB_IQCORR_CTRL_CCK_IQCORR_Q_I_COFF_CCK_MASK
0x000007e0 |
| 3789 #define PHY_BB_IQCORR_CTRL_CCK_IQCORR_Q_I_COFF_CCK_GET(x) (
((x) & 0x000007e0) >> 5) |
| 3790 #define PHY_BB_IQCORR_CTRL_CCK_IQCORR_Q_I_COFF_CCK_SET(x) (
((x) << 5) & 0x000007e0) |
| 3791 #define PHY_BB_IQCORR_CTRL_CCK_ENABLE_IQCORR_CCK_MSB
11 |
| 3792 #define PHY_BB_IQCORR_CTRL_CCK_ENABLE_IQCORR_CCK_LSB
11 |
| 3793 #define PHY_BB_IQCORR_CTRL_CCK_ENABLE_IQCORR_CCK_MASK
0x00000800 |
| 3794 #define PHY_BB_IQCORR_CTRL_CCK_ENABLE_IQCORR_CCK_GET(x) ((
(x) & 0x00000800) >> 11) |
| 3795 #define PHY_BB_IQCORR_CTRL_CCK_ENABLE_IQCORR_CCK_SET(x) ((
(x) << 11) & 0x00000800) |
| 3796 #define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_MSB
13 |
| 3797 #define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_LSB
12 |
| 3798 #define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_MASK
0x00003000 |
| 3799 #define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_GET(x) ((
(x) & 0x00003000) >> 12) |
| 3800 #define PHY_BB_IQCORR_CTRL_CCK_RXCAL_MEAS_TIME_SEL_SET(x) ((
(x) << 12) & 0x00003000) |
| 3801 #define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_MSB
15 |
| 3802 #define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_LSB
14 |
| 3803 #define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_MASK
0x0000c000 |
| 3804 #define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_GET(x) ((
(x) & 0x0000c000) >> 14) |
| 3805 #define PHY_BB_IQCORR_CTRL_CCK_CLCAL_MEAS_TIME_SEL_SET(x) ((
(x) << 14) & 0x0000c000) |
| 3806 #define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_MSB
20 |
| 3807 #define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_LSB
16 |
| 3808 #define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_MASK
0x001f0000 |
| 3809 #define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_GET(x) ((
(x) & 0x001f0000) >> 16) |
| 3810 #define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_INIT_RFGAIN_SET(x) ((
(x) << 16) & 0x001f0000) |
| 3811 #define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_PAL_MODE_MSB
21 |
| 3812 #define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_PAL_MODE_LSB
21 |
| 3813 #define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_PAL_MODE_MASK
0x00200000 |
| 3814 #define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_PAL_MODE_GET(x) ((
(x) & 0x00200000) >> 21) |
| 3815 #define PHY_BB_IQCORR_CTRL_CCK_CF_CLC_PAL_MODE_SET(x) ((
(x) << 21) & 0x00200000) |
| 3816 |
| 3817 /* macros for BB_bluetooth_cntl */ |
| 3818 #define PHY_BB_BLUETOOTH_CNTL_ADDRESS
0x0000a254 |
| 3819 #define PHY_BB_BLUETOOTH_CNTL_OFFSET
0x0000a254 |
| 3820 #define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_MSB
0 |
| 3821 #define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_LSB
0 |
| 3822 #define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_MASK
0x00000001 |
| 3823 #define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_GET(x) (
((x) & 0x00000001) >> 0) |
| 3824 #define PHY_BB_BLUETOOTH_CNTL_BT_BREAK_CCK_EN_SET(x) (
((x) << 0) & 0x00000001) |
| 3825 #define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_MSB
1 |
| 3826 #define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_LSB
1 |
| 3827 #define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_MASK
0x00000002 |
| 3828 #define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_GET(x) (
((x) & 0x00000002) >> 1) |
| 3829 #define PHY_BB_BLUETOOTH_CNTL_BT_ANT_HALT_WLAN_SET(x) (
((x) << 1) & 0x00000002) |
| 3830 |
| 3831 /* macros for BB_tpc_1 */ |
| 3832 #define PHY_BB_TPC_1_ADDRESS
0x0000a258 |
| 3833 #define PHY_BB_TPC_1_OFFSET
0x0000a258 |
| 3834 #define PHY_BB_TPC_1_FORCE_DAC_GAIN_MSB
0 |
| 3835 #define PHY_BB_TPC_1_FORCE_DAC_GAIN_LSB
0 |
| 3836 #define PHY_BB_TPC_1_FORCE_DAC_GAIN_MASK
0x00000001 |
| 3837 #define PHY_BB_TPC_1_FORCE_DAC_GAIN_GET(x) (
((x) & 0x00000001) >> 0) |
| 3838 #define PHY_BB_TPC_1_FORCE_DAC_GAIN_SET(x) (
((x) << 0) & 0x00000001) |
| 3839 #define PHY_BB_TPC_1_FORCED_DAC_GAIN_MSB
5 |
| 3840 #define PHY_BB_TPC_1_FORCED_DAC_GAIN_LSB
1 |
| 3841 #define PHY_BB_TPC_1_FORCED_DAC_GAIN_MASK
0x0000003e |
| 3842 #define PHY_BB_TPC_1_FORCED_DAC_GAIN_GET(x) (
((x) & 0x0000003e) >> 1) |
| 3843 #define PHY_BB_TPC_1_FORCED_DAC_GAIN_SET(x) (
((x) << 1) & 0x0000003e) |
| 3844 #define PHY_BB_TPC_1_PD_DC_OFFSET_TARGET_MSB
13 |
| 3845 #define PHY_BB_TPC_1_PD_DC_OFFSET_TARGET_LSB
6 |
| 3846 #define PHY_BB_TPC_1_PD_DC_OFFSET_TARGET_MASK
0x00003fc0 |
| 3847 #define PHY_BB_TPC_1_PD_DC_OFFSET_TARGET_GET(x) (
((x) & 0x00003fc0) >> 6) |
| 3848 #define PHY_BB_TPC_1_PD_DC_OFFSET_TARGET_SET(x) (
((x) << 6) & 0x00003fc0) |
| 3849 #define PHY_BB_TPC_1_NUM_PD_GAIN_MSB
15 |
| 3850 #define PHY_BB_TPC_1_NUM_PD_GAIN_LSB
14 |
| 3851 #define PHY_BB_TPC_1_NUM_PD_GAIN_MASK
0x0000c000 |
| 3852 #define PHY_BB_TPC_1_NUM_PD_GAIN_GET(x) ((
(x) & 0x0000c000) >> 14) |
| 3853 #define PHY_BB_TPC_1_NUM_PD_GAIN_SET(x) ((
(x) << 14) & 0x0000c000) |
| 3854 #define PHY_BB_TPC_1_PD_GAIN_SETTING1_MSB
17 |
| 3855 #define PHY_BB_TPC_1_PD_GAIN_SETTING1_LSB
16 |
| 3856 #define PHY_BB_TPC_1_PD_GAIN_SETTING1_MASK
0x00030000 |
| 3857 #define PHY_BB_TPC_1_PD_GAIN_SETTING1_GET(x) ((
(x) & 0x00030000) >> 16) |
| 3858 #define PHY_BB_TPC_1_PD_GAIN_SETTING1_SET(x) ((
(x) << 16) & 0x00030000) |
| 3859 #define PHY_BB_TPC_1_PD_GAIN_SETTING2_MSB
19 |
| 3860 #define PHY_BB_TPC_1_PD_GAIN_SETTING2_LSB
18 |
| 3861 #define PHY_BB_TPC_1_PD_GAIN_SETTING2_MASK
0x000c0000 |
| 3862 #define PHY_BB_TPC_1_PD_GAIN_SETTING2_GET(x) ((
(x) & 0x000c0000) >> 18) |
| 3863 #define PHY_BB_TPC_1_PD_GAIN_SETTING2_SET(x) ((
(x) << 18) & 0x000c0000) |
| 3864 #define PHY_BB_TPC_1_PD_GAIN_SETTING3_MSB
21 |
| 3865 #define PHY_BB_TPC_1_PD_GAIN_SETTING3_LSB
20 |
| 3866 #define PHY_BB_TPC_1_PD_GAIN_SETTING3_MASK
0x00300000 |
| 3867 #define PHY_BB_TPC_1_PD_GAIN_SETTING3_GET(x) ((
(x) & 0x00300000) >> 20) |
| 3868 #define PHY_BB_TPC_1_PD_GAIN_SETTING3_SET(x) ((
(x) << 20) & 0x00300000) |
| 3869 #define PHY_BB_TPC_1_ENABLE_PD_CALIBRATE_MSB
22 |
| 3870 #define PHY_BB_TPC_1_ENABLE_PD_CALIBRATE_LSB
22 |
| 3871 #define PHY_BB_TPC_1_ENABLE_PD_CALIBRATE_MASK
0x00400000 |
| 3872 #define PHY_BB_TPC_1_ENABLE_PD_CALIBRATE_GET(x) ((
(x) & 0x00400000) >> 22) |
| 3873 #define PHY_BB_TPC_1_ENABLE_PD_CALIBRATE_SET(x) ((
(x) << 22) & 0x00400000) |
| 3874 #define PHY_BB_TPC_1_PD_CALIBRATE_WAIT_MSB
28 |
| 3875 #define PHY_BB_TPC_1_PD_CALIBRATE_WAIT_LSB
23 |
| 3876 #define PHY_BB_TPC_1_PD_CALIBRATE_WAIT_MASK
0x1f800000 |
| 3877 #define PHY_BB_TPC_1_PD_CALIBRATE_WAIT_GET(x) ((
(x) & 0x1f800000) >> 23) |
| 3878 #define PHY_BB_TPC_1_PD_CALIBRATE_WAIT_SET(x) ((
(x) << 23) & 0x1f800000) |
| 3879 #define PHY_BB_TPC_1_FORCE_PDADC_GAIN_MSB
29 |
| 3880 #define PHY_BB_TPC_1_FORCE_PDADC_GAIN_LSB
29 |
| 3881 #define PHY_BB_TPC_1_FORCE_PDADC_GAIN_MASK
0x20000000 |
| 3882 #define PHY_BB_TPC_1_FORCE_PDADC_GAIN_GET(x) ((
(x) & 0x20000000) >> 29) |
| 3883 #define PHY_BB_TPC_1_FORCE_PDADC_GAIN_SET(x) ((
(x) << 29) & 0x20000000) |
| 3884 #define PHY_BB_TPC_1_FORCED_PDADC_GAIN_MSB
31 |
| 3885 #define PHY_BB_TPC_1_FORCED_PDADC_GAIN_LSB
30 |
| 3886 #define PHY_BB_TPC_1_FORCED_PDADC_GAIN_MASK
0xc0000000 |
| 3887 #define PHY_BB_TPC_1_FORCED_PDADC_GAIN_GET(x) ((
(x) & 0xc0000000) >> 30) |
| 3888 #define PHY_BB_TPC_1_FORCED_PDADC_GAIN_SET(x) ((
(x) << 30) & 0xc0000000) |
| 3889 |
| 3890 /* macros for BB_tpc_2 */ |
| 3891 #define PHY_BB_TPC_2_ADDRESS
0x0000a25c |
| 3892 #define PHY_BB_TPC_2_OFFSET
0x0000a25c |
| 3893 #define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_MSB
7 |
| 3894 #define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_LSB
0 |
| 3895 #define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_MASK
0x000000ff |
| 3896 #define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_GET(x) (
((x) & 0x000000ff) >> 0) |
| 3897 #define PHY_BB_TPC_2_TX_FRAME_TO_PDADC_ON_SET(x) (
((x) << 0) & 0x000000ff) |
| 3898 #define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_MSB
15 |
| 3899 #define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_LSB
8 |
| 3900 #define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_MASK
0x0000ff00 |
| 3901 #define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 3902 #define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_OFDM_SET(x) (
((x) << 8) & 0x0000ff00) |
| 3903 #define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_MSB
23 |
| 3904 #define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_LSB
16 |
| 3905 #define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_MASK
0x00ff0000 |
| 3906 #define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_GET(x) ((
(x) & 0x00ff0000) >> 16) |
| 3907 #define PHY_BB_TPC_2_TX_FRAME_TO_PD_ACC_CCK_SET(x) ((
(x) << 16) & 0x00ff0000) |
| 3908 |
| 3909 /* macros for BB_tpc_3 */ |
| 3910 #define PHY_BB_TPC_3_ADDRESS
0x0000a260 |
| 3911 #define PHY_BB_TPC_3_OFFSET
0x0000a260 |
| 3912 #define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_MSB
7 |
| 3913 #define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_LSB
0 |
| 3914 #define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_MASK
0x000000ff |
| 3915 #define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_GET(x) (
((x) & 0x000000ff) >> 0) |
| 3916 #define PHY_BB_TPC_3_TX_END_TO_PDADC_ON_SET(x) (
((x) << 0) & 0x000000ff) |
| 3917 #define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_MSB
15 |
| 3918 #define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_LSB
8 |
| 3919 #define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_MASK
0x0000ff00 |
| 3920 #define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 3921 #define PHY_BB_TPC_3_TX_END_TO_PD_ACC_ON_SET(x) (
((x) << 8) & 0x0000ff00) |
| 3922 #define PHY_BB_TPC_3_PD_ACC_WINDOW_DC_OFF_MSB
18 |
| 3923 #define PHY_BB_TPC_3_PD_ACC_WINDOW_DC_OFF_LSB
16 |
| 3924 #define PHY_BB_TPC_3_PD_ACC_WINDOW_DC_OFF_MASK
0x00070000 |
| 3925 #define PHY_BB_TPC_3_PD_ACC_WINDOW_DC_OFF_GET(x) ((
(x) & 0x00070000) >> 16) |
| 3926 #define PHY_BB_TPC_3_PD_ACC_WINDOW_DC_OFF_SET(x) ((
(x) << 16) & 0x00070000) |
| 3927 #define PHY_BB_TPC_3_PD_ACC_WINDOW_CAL_MSB
21 |
| 3928 #define PHY_BB_TPC_3_PD_ACC_WINDOW_CAL_LSB
19 |
| 3929 #define PHY_BB_TPC_3_PD_ACC_WINDOW_CAL_MASK
0x00380000 |
| 3930 #define PHY_BB_TPC_3_PD_ACC_WINDOW_CAL_GET(x) ((
(x) & 0x00380000) >> 19) |
| 3931 #define PHY_BB_TPC_3_PD_ACC_WINDOW_CAL_SET(x) ((
(x) << 19) & 0x00380000) |
| 3932 #define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_MSB
24 |
| 3933 #define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_LSB
22 |
| 3934 #define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_MASK
0x01c00000 |
| 3935 #define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_GET(x) ((
(x) & 0x01c00000) >> 22) |
| 3936 #define PHY_BB_TPC_3_PD_ACC_WINDOW_OFDM_SET(x) ((
(x) << 22) & 0x01c00000) |
| 3937 #define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_MSB
27 |
| 3938 #define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_LSB
25 |
| 3939 #define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_MASK
0x0e000000 |
| 3940 #define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_GET(x) ((
(x) & 0x0e000000) >> 25) |
| 3941 #define PHY_BB_TPC_3_PD_ACC_WINDOW_CCK_SET(x) ((
(x) << 25) & 0x0e000000) |
| 3942 #define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_MSB
31 |
| 3943 #define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_LSB
31 |
| 3944 #define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_MASK
0x80000000 |
| 3945 #define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_GET(x) ((
(x) & 0x80000000) >> 31) |
| 3946 #define PHY_BB_TPC_3_TPC_CLK_GATE_ENABLE_SET(x) ((
(x) << 31) & 0x80000000) |
| 3947 |
| 3948 /* macros for BB_tpc_4_b0 */ |
| 3949 #define PHY_BB_TPC_4_B0_ADDRESS
0x0000a264 |
| 3950 #define PHY_BB_TPC_4_B0_OFFSET
0x0000a264 |
| 3951 #define PHY_BB_TPC_4_B0_PD_AVG_VALID_0_MSB
0 |
| 3952 #define PHY_BB_TPC_4_B0_PD_AVG_VALID_0_LSB
0 |
| 3953 #define PHY_BB_TPC_4_B0_PD_AVG_VALID_0_MASK
0x00000001 |
| 3954 #define PHY_BB_TPC_4_B0_PD_AVG_VALID_0_GET(x) (
((x) & 0x00000001) >> 0) |
| 3955 #define PHY_BB_TPC_4_B0_PD_AVG_OUT_0_MSB
8 |
| 3956 #define PHY_BB_TPC_4_B0_PD_AVG_OUT_0_LSB
1 |
| 3957 #define PHY_BB_TPC_4_B0_PD_AVG_OUT_0_MASK
0x000001fe |
| 3958 #define PHY_BB_TPC_4_B0_PD_AVG_OUT_0_GET(x) (
((x) & 0x000001fe) >> 1) |
| 3959 #define PHY_BB_TPC_4_B0_DAC_GAIN_0_MSB
13 |
| 3960 #define PHY_BB_TPC_4_B0_DAC_GAIN_0_LSB
9 |
| 3961 #define PHY_BB_TPC_4_B0_DAC_GAIN_0_MASK
0x00003e00 |
| 3962 #define PHY_BB_TPC_4_B0_DAC_GAIN_0_GET(x) (
((x) & 0x00003e00) >> 9) |
| 3963 #define PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_MSB
19 |
| 3964 #define PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_LSB
14 |
| 3965 #define PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_MASK
0x000fc000 |
| 3966 #define PHY_BB_TPC_4_B0_TX_GAIN_SETTING_0_GET(x) ((
(x) & 0x000fc000) >> 14) |
| 3967 #define PHY_BB_TPC_4_B0_RATE_SENT_0_MSB
24 |
| 3968 #define PHY_BB_TPC_4_B0_RATE_SENT_0_LSB
20 |
| 3969 #define PHY_BB_TPC_4_B0_RATE_SENT_0_MASK
0x01f00000 |
| 3970 #define PHY_BB_TPC_4_B0_RATE_SENT_0_GET(x) ((
(x) & 0x01f00000) >> 20) |
| 3971 #define PHY_BB_TPC_4_B0_ERROR_EST_UPDATE_POWER_THRESH_MSB
30 |
| 3972 #define PHY_BB_TPC_4_B0_ERROR_EST_UPDATE_POWER_THRESH_LSB
25 |
| 3973 #define PHY_BB_TPC_4_B0_ERROR_EST_UPDATE_POWER_THRESH_MASK
0x7e000000 |
| 3974 #define PHY_BB_TPC_4_B0_ERROR_EST_UPDATE_POWER_THRESH_GET(x) ((
(x) & 0x7e000000) >> 25) |
| 3975 #define PHY_BB_TPC_4_B0_ERROR_EST_UPDATE_POWER_THRESH_SET(x) ((
(x) << 25) & 0x7e000000) |
| 3976 |
| 3977 /* macros for BB_analog_swap */ |
| 3978 #define PHY_BB_ANALOG_SWAP_ADDRESS
0x0000a268 |
| 3979 #define PHY_BB_ANALOG_SWAP_OFFSET
0x0000a268 |
| 3980 #define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_MSB
2 |
| 3981 #define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_LSB
0 |
| 3982 #define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_MASK
0x00000007 |
| 3983 #define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_GET(x) (
((x) & 0x00000007) >> 0) |
| 3984 #define PHY_BB_ANALOG_SWAP_ANALOG_RX_SWAP_CNTL_SET(x) (
((x) << 0) & 0x00000007) |
| 3985 #define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_MSB
5 |
| 3986 #define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_LSB
3 |
| 3987 #define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_MASK
0x00000038 |
| 3988 #define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_GET(x) (
((x) & 0x00000038) >> 3) |
| 3989 #define PHY_BB_ANALOG_SWAP_ANALOG_TX_SWAP_CNTL_SET(x) (
((x) << 3) & 0x00000038) |
| 3990 #define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_MSB
6 |
| 3991 #define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_LSB
6 |
| 3992 #define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_MASK
0x00000040 |
| 3993 #define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_GET(x) (
((x) & 0x00000040) >> 6) |
| 3994 #define PHY_BB_ANALOG_SWAP_SWAP_ALT_CHN_SET(x) (
((x) << 6) & 0x00000040) |
| 3995 #define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_MSB
7 |
| 3996 #define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_LSB
7 |
| 3997 #define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_MASK
0x00000080 |
| 3998 #define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_GET(x) (
((x) & 0x00000080) >> 7) |
| 3999 #define PHY_BB_ANALOG_SWAP_ANALOG_DC_DAC_POLARITY_SET(x) (
((x) << 7) & 0x00000080) |
| 4000 #define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_MSB
8 |
| 4001 #define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_LSB
8 |
| 4002 #define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_MASK
0x00000100 |
| 4003 #define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_GET(x) (
((x) & 0x00000100) >> 8) |
| 4004 #define PHY_BB_ANALOG_SWAP_ANALOG_PKDET_DAC_POLARITY_SET(x) (
((x) << 8) & 0x00000100) |
| 4005 |
| 4006 /* macros for BB_tpc_5_b0 */ |
| 4007 #define PHY_BB_TPC_5_B0_ADDRESS
0x0000a26c |
| 4008 #define PHY_BB_TPC_5_B0_OFFSET
0x0000a26c |
| 4009 #define PHY_BB_TPC_5_B0_PD_GAIN_OVERLAP_MSB
3 |
| 4010 #define PHY_BB_TPC_5_B0_PD_GAIN_OVERLAP_LSB
0 |
| 4011 #define PHY_BB_TPC_5_B0_PD_GAIN_OVERLAP_MASK
0x0000000f |
| 4012 #define PHY_BB_TPC_5_B0_PD_GAIN_OVERLAP_GET(x) (
((x) & 0x0000000f) >> 0) |
| 4013 #define PHY_BB_TPC_5_B0_PD_GAIN_OVERLAP_SET(x) (
((x) << 0) & 0x0000000f) |
| 4014 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_1_0_MSB
9 |
| 4015 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_1_0_LSB
4 |
| 4016 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_1_0_MASK
0x000003f0 |
| 4017 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_1_0_GET(x) (
((x) & 0x000003f0) >> 4) |
| 4018 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_1_0_SET(x) (
((x) << 4) & 0x000003f0) |
| 4019 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_2_0_MSB
15 |
| 4020 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_2_0_LSB
10 |
| 4021 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_2_0_MASK
0x0000fc00 |
| 4022 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_2_0_GET(x) ((
(x) & 0x0000fc00) >> 10) |
| 4023 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_2_0_SET(x) ((
(x) << 10) & 0x0000fc00) |
| 4024 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_3_0_MSB
21 |
| 4025 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_3_0_LSB
16 |
| 4026 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_3_0_MASK
0x003f0000 |
| 4027 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_3_0_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 4028 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_3_0_SET(x) ((
(x) << 16) & 0x003f0000) |
| 4029 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_4_0_MSB
27 |
| 4030 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_4_0_LSB
22 |
| 4031 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_4_0_MASK
0x0fc00000 |
| 4032 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_4_0_GET(x) ((
(x) & 0x0fc00000) >> 22) |
| 4033 #define PHY_BB_TPC_5_B0_PD_GAIN_BOUNDARY_4_0_SET(x) ((
(x) << 22) & 0x0fc00000) |
| 4034 |
| 4035 /* macros for BB_tpc_6_b0 */ |
| 4036 #define PHY_BB_TPC_6_B0_ADDRESS
0x0000a270 |
| 4037 #define PHY_BB_TPC_6_B0_OFFSET
0x0000a270 |
| 4038 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_1_0_MSB
5 |
| 4039 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_1_0_LSB
0 |
| 4040 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_1_0_MASK
0x0000003f |
| 4041 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_1_0_GET(x) (
((x) & 0x0000003f) >> 0) |
| 4042 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_1_0_SET(x) (
((x) << 0) & 0x0000003f) |
| 4043 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_2_0_MSB
11 |
| 4044 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_2_0_LSB
6 |
| 4045 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_2_0_MASK
0x00000fc0 |
| 4046 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_2_0_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 4047 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_2_0_SET(x) (
((x) << 6) & 0x00000fc0) |
| 4048 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_3_0_MSB
17 |
| 4049 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_3_0_LSB
12 |
| 4050 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_3_0_MASK
0x0003f000 |
| 4051 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_3_0_GET(x) ((
(x) & 0x0003f000) >> 12) |
| 4052 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_3_0_SET(x) ((
(x) << 12) & 0x0003f000) |
| 4053 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_4_0_MSB
23 |
| 4054 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_4_0_LSB
18 |
| 4055 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_4_0_MASK
0x00fc0000 |
| 4056 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_4_0_GET(x) ((
(x) & 0x00fc0000) >> 18) |
| 4057 #define PHY_BB_TPC_6_B0_PD_DAC_SETTING_4_0_SET(x) ((
(x) << 18) & 0x00fc0000) |
| 4058 #define PHY_BB_TPC_6_B0_ERROR_EST_MODE_MSB
25 |
| 4059 #define PHY_BB_TPC_6_B0_ERROR_EST_MODE_LSB
24 |
| 4060 #define PHY_BB_TPC_6_B0_ERROR_EST_MODE_MASK
0x03000000 |
| 4061 #define PHY_BB_TPC_6_B0_ERROR_EST_MODE_GET(x) ((
(x) & 0x03000000) >> 24) |
| 4062 #define PHY_BB_TPC_6_B0_ERROR_EST_MODE_SET(x) ((
(x) << 24) & 0x03000000) |
| 4063 #define PHY_BB_TPC_6_B0_ERROR_EST_FILTER_COEFF_MSB
28 |
| 4064 #define PHY_BB_TPC_6_B0_ERROR_EST_FILTER_COEFF_LSB
26 |
| 4065 #define PHY_BB_TPC_6_B0_ERROR_EST_FILTER_COEFF_MASK
0x1c000000 |
| 4066 #define PHY_BB_TPC_6_B0_ERROR_EST_FILTER_COEFF_GET(x) ((
(x) & 0x1c000000) >> 26) |
| 4067 #define PHY_BB_TPC_6_B0_ERROR_EST_FILTER_COEFF_SET(x) ((
(x) << 26) & 0x1c000000) |
| 4068 |
| 4069 /* macros for BB_tpc_7 */ |
| 4070 #define PHY_BB_TPC_7_ADDRESS
0x0000a274 |
| 4071 #define PHY_BB_TPC_7_OFFSET
0x0000a274 |
| 4072 #define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_MSB
5 |
| 4073 #define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_LSB
0 |
| 4074 #define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_MASK
0x0000003f |
| 4075 #define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_GET(x) (
((x) & 0x0000003f) >> 0) |
| 4076 #define PHY_BB_TPC_7_TX_GAIN_TABLE_MAX_SET(x) (
((x) << 0) & 0x0000003f) |
| 4077 #define PHY_BB_TPC_7_INIT_TX_GAIN_SETTING_MSB
11 |
| 4078 #define PHY_BB_TPC_7_INIT_TX_GAIN_SETTING_LSB
6 |
| 4079 #define PHY_BB_TPC_7_INIT_TX_GAIN_SETTING_MASK
0x00000fc0 |
| 4080 #define PHY_BB_TPC_7_INIT_TX_GAIN_SETTING_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 4081 #define PHY_BB_TPC_7_INIT_TX_GAIN_SETTING_SET(x) (
((x) << 6) & 0x00000fc0) |
| 4082 #define PHY_BB_TPC_7_EN_CL_GAIN_MOD_MSB
12 |
| 4083 #define PHY_BB_TPC_7_EN_CL_GAIN_MOD_LSB
12 |
| 4084 #define PHY_BB_TPC_7_EN_CL_GAIN_MOD_MASK
0x00001000 |
| 4085 #define PHY_BB_TPC_7_EN_CL_GAIN_MOD_GET(x) ((
(x) & 0x00001000) >> 12) |
| 4086 #define PHY_BB_TPC_7_EN_CL_GAIN_MOD_SET(x) ((
(x) << 12) & 0x00001000) |
| 4087 #define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_MSB
13 |
| 4088 #define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_LSB
13 |
| 4089 #define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_MASK
0x00002000 |
| 4090 #define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_GET(x) ((
(x) & 0x00002000) >> 13) |
| 4091 #define PHY_BB_TPC_7_USE_TX_PD_IN_XPA_SET(x) ((
(x) << 13) & 0x00002000) |
| 4092 #define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_MSB
14 |
| 4093 #define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_LSB
14 |
| 4094 #define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_MASK
0x00004000 |
| 4095 #define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_GET(x) ((
(x) & 0x00004000) >> 14) |
| 4096 #define PHY_BB_TPC_7_EXTEND_TX_FRAME_FOR_TPC_SET(x) ((
(x) << 14) & 0x00004000) |
| 4097 #define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_MSB
15 |
| 4098 #define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_LSB
15 |
| 4099 #define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_MASK
0x00008000 |
| 4100 #define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_GET(x) ((
(x) & 0x00008000) >> 15) |
| 4101 #define PHY_BB_TPC_7_USE_INIT_TX_GAIN_SETTING_AFTER_WARM_RESET_SET(x) ((
(x) << 15) & 0x00008000) |
| 4102 |
| 4103 /* macros for BB_tpc_8 */ |
| 4104 #define PHY_BB_TPC_8_ADDRESS
0x0000a278 |
| 4105 #define PHY_BB_TPC_8_OFFSET
0x0000a278 |
| 4106 #define PHY_BB_TPC_8_DESIRED_SCALE_0_MSB
4 |
| 4107 #define PHY_BB_TPC_8_DESIRED_SCALE_0_LSB
0 |
| 4108 #define PHY_BB_TPC_8_DESIRED_SCALE_0_MASK
0x0000001f |
| 4109 #define PHY_BB_TPC_8_DESIRED_SCALE_0_GET(x) (
((x) & 0x0000001f) >> 0) |
| 4110 #define PHY_BB_TPC_8_DESIRED_SCALE_0_SET(x) (
((x) << 0) & 0x0000001f) |
| 4111 #define PHY_BB_TPC_8_DESIRED_SCALE_1_MSB
9 |
| 4112 #define PHY_BB_TPC_8_DESIRED_SCALE_1_LSB
5 |
| 4113 #define PHY_BB_TPC_8_DESIRED_SCALE_1_MASK
0x000003e0 |
| 4114 #define PHY_BB_TPC_8_DESIRED_SCALE_1_GET(x) (
((x) & 0x000003e0) >> 5) |
| 4115 #define PHY_BB_TPC_8_DESIRED_SCALE_1_SET(x) (
((x) << 5) & 0x000003e0) |
| 4116 #define PHY_BB_TPC_8_DESIRED_SCALE_2_MSB
14 |
| 4117 #define PHY_BB_TPC_8_DESIRED_SCALE_2_LSB
10 |
| 4118 #define PHY_BB_TPC_8_DESIRED_SCALE_2_MASK
0x00007c00 |
| 4119 #define PHY_BB_TPC_8_DESIRED_SCALE_2_GET(x) ((
(x) & 0x00007c00) >> 10) |
| 4120 #define PHY_BB_TPC_8_DESIRED_SCALE_2_SET(x) ((
(x) << 10) & 0x00007c00) |
| 4121 #define PHY_BB_TPC_8_DESIRED_SCALE_3_MSB
19 |
| 4122 #define PHY_BB_TPC_8_DESIRED_SCALE_3_LSB
15 |
| 4123 #define PHY_BB_TPC_8_DESIRED_SCALE_3_MASK
0x000f8000 |
| 4124 #define PHY_BB_TPC_8_DESIRED_SCALE_3_GET(x) ((
(x) & 0x000f8000) >> 15) |
| 4125 #define PHY_BB_TPC_8_DESIRED_SCALE_3_SET(x) ((
(x) << 15) & 0x000f8000) |
| 4126 #define PHY_BB_TPC_8_DESIRED_SCALE_4_MSB
24 |
| 4127 #define PHY_BB_TPC_8_DESIRED_SCALE_4_LSB
20 |
| 4128 #define PHY_BB_TPC_8_DESIRED_SCALE_4_MASK
0x01f00000 |
| 4129 #define PHY_BB_TPC_8_DESIRED_SCALE_4_GET(x) ((
(x) & 0x01f00000) >> 20) |
| 4130 #define PHY_BB_TPC_8_DESIRED_SCALE_4_SET(x) ((
(x) << 20) & 0x01f00000) |
| 4131 #define PHY_BB_TPC_8_DESIRED_SCALE_5_MSB
29 |
| 4132 #define PHY_BB_TPC_8_DESIRED_SCALE_5_LSB
25 |
| 4133 #define PHY_BB_TPC_8_DESIRED_SCALE_5_MASK
0x3e000000 |
| 4134 #define PHY_BB_TPC_8_DESIRED_SCALE_5_GET(x) ((
(x) & 0x3e000000) >> 25) |
| 4135 #define PHY_BB_TPC_8_DESIRED_SCALE_5_SET(x) ((
(x) << 25) & 0x3e000000) |
| 4136 |
| 4137 /* macros for BB_tpc_9 */ |
| 4138 #define PHY_BB_TPC_9_ADDRESS
0x0000a27c |
| 4139 #define PHY_BB_TPC_9_OFFSET
0x0000a27c |
| 4140 #define PHY_BB_TPC_9_DESIRED_SCALE_6_MSB
4 |
| 4141 #define PHY_BB_TPC_9_DESIRED_SCALE_6_LSB
0 |
| 4142 #define PHY_BB_TPC_9_DESIRED_SCALE_6_MASK
0x0000001f |
| 4143 #define PHY_BB_TPC_9_DESIRED_SCALE_6_GET(x) (
((x) & 0x0000001f) >> 0) |
| 4144 #define PHY_BB_TPC_9_DESIRED_SCALE_6_SET(x) (
((x) << 0) & 0x0000001f) |
| 4145 #define PHY_BB_TPC_9_DESIRED_SCALE_7_MSB
9 |
| 4146 #define PHY_BB_TPC_9_DESIRED_SCALE_7_LSB
5 |
| 4147 #define PHY_BB_TPC_9_DESIRED_SCALE_7_MASK
0x000003e0 |
| 4148 #define PHY_BB_TPC_9_DESIRED_SCALE_7_GET(x) (
((x) & 0x000003e0) >> 5) |
| 4149 #define PHY_BB_TPC_9_DESIRED_SCALE_7_SET(x) (
((x) << 5) & 0x000003e0) |
| 4150 #define PHY_BB_TPC_9_DESIRED_SCALE_CCK_MSB
14 |
| 4151 #define PHY_BB_TPC_9_DESIRED_SCALE_CCK_LSB
10 |
| 4152 #define PHY_BB_TPC_9_DESIRED_SCALE_CCK_MASK
0x00007c00 |
| 4153 #define PHY_BB_TPC_9_DESIRED_SCALE_CCK_GET(x) ((
(x) & 0x00007c00) >> 10) |
| 4154 #define PHY_BB_TPC_9_DESIRED_SCALE_CCK_SET(x) ((
(x) << 10) & 0x00007c00) |
| 4155 #define PHY_BB_TPC_9_EN_PD_DC_OFFSET_THR_MSB
20 |
| 4156 #define PHY_BB_TPC_9_EN_PD_DC_OFFSET_THR_LSB
20 |
| 4157 #define PHY_BB_TPC_9_EN_PD_DC_OFFSET_THR_MASK
0x00100000 |
| 4158 #define PHY_BB_TPC_9_EN_PD_DC_OFFSET_THR_GET(x) ((
(x) & 0x00100000) >> 20) |
| 4159 #define PHY_BB_TPC_9_EN_PD_DC_OFFSET_THR_SET(x) ((
(x) << 20) & 0x00100000) |
| 4160 #define PHY_BB_TPC_9_PD_DC_OFFSET_THR_MSB
26 |
| 4161 #define PHY_BB_TPC_9_PD_DC_OFFSET_THR_LSB
21 |
| 4162 #define PHY_BB_TPC_9_PD_DC_OFFSET_THR_MASK
0x07e00000 |
| 4163 #define PHY_BB_TPC_9_PD_DC_OFFSET_THR_GET(x) ((
(x) & 0x07e00000) >> 21) |
| 4164 #define PHY_BB_TPC_9_PD_DC_OFFSET_THR_SET(x) ((
(x) << 21) & 0x07e00000) |
| 4165 #define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_MSB
30 |
| 4166 #define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_LSB
27 |
| 4167 #define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_MASK
0x78000000 |
| 4168 #define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_GET(x) ((
(x) & 0x78000000) >> 27) |
| 4169 #define PHY_BB_TPC_9_WAIT_CALTX_SETTLE_SET(x) ((
(x) << 27) & 0x78000000) |
| 4170 #define PHY_BB_TPC_9_DISABLE_PDADC_RESIDUAL_DC_REMOVAL_MSB
31 |
| 4171 #define PHY_BB_TPC_9_DISABLE_PDADC_RESIDUAL_DC_REMOVAL_LSB
31 |
| 4172 #define PHY_BB_TPC_9_DISABLE_PDADC_RESIDUAL_DC_REMOVAL_MASK
0x80000000 |
| 4173 #define PHY_BB_TPC_9_DISABLE_PDADC_RESIDUAL_DC_REMOVAL_GET(x) ((
(x) & 0x80000000) >> 31) |
| 4174 #define PHY_BB_TPC_9_DISABLE_PDADC_RESIDUAL_DC_REMOVAL_SET(x) ((
(x) << 31) & 0x80000000) |
| 4175 |
| 4176 /* macros for BB_pdadc_tab_b0 */ |
| 4177 #define PHY_BB_PDADC_TAB_B0_ADDRESS
0x0000a280 |
| 4178 #define PHY_BB_PDADC_TAB_B0_OFFSET
0x0000a280 |
| 4179 #define PHY_BB_PDADC_TAB_B0_TAB_ENTRY_MSB
31 |
| 4180 #define PHY_BB_PDADC_TAB_B0_TAB_ENTRY_LSB
0 |
| 4181 #define PHY_BB_PDADC_TAB_B0_TAB_ENTRY_MASK
0xffffffff |
| 4182 #define PHY_BB_PDADC_TAB_B0_TAB_ENTRY_SET(x) (
((x) << 0) & 0xffffffff) |
| 4183 |
| 4184 /* macros for BB_cl_tab_b0 */ |
| 4185 #define PHY_BB_CL_TAB_B0_ADDRESS
0x0000a300 |
| 4186 #define PHY_BB_CL_TAB_B0_OFFSET
0x0000a300 |
| 4187 #define PHY_BB_CL_TAB_B0_CL_GAIN_MOD_MSB
4 |
| 4188 #define PHY_BB_CL_TAB_B0_CL_GAIN_MOD_LSB
0 |
| 4189 #define PHY_BB_CL_TAB_B0_CL_GAIN_MOD_MASK
0x0000001f |
| 4190 #define PHY_BB_CL_TAB_B0_CL_GAIN_MOD_GET(x) (
((x) & 0x0000001f) >> 0) |
| 4191 #define PHY_BB_CL_TAB_B0_CL_GAIN_MOD_SET(x) (
((x) << 0) & 0x0000001f) |
| 4192 #define PHY_BB_CL_TAB_B0_CARR_LK_DC_ADD_Q_MSB
15 |
| 4193 #define PHY_BB_CL_TAB_B0_CARR_LK_DC_ADD_Q_LSB
5 |
| 4194 #define PHY_BB_CL_TAB_B0_CARR_LK_DC_ADD_Q_MASK
0x0000ffe0 |
| 4195 #define PHY_BB_CL_TAB_B0_CARR_LK_DC_ADD_Q_GET(x) (
((x) & 0x0000ffe0) >> 5) |
| 4196 #define PHY_BB_CL_TAB_B0_CARR_LK_DC_ADD_Q_SET(x) (
((x) << 5) & 0x0000ffe0) |
| 4197 #define PHY_BB_CL_TAB_B0_CARR_LK_DC_ADD_I_MSB
26 |
| 4198 #define PHY_BB_CL_TAB_B0_CARR_LK_DC_ADD_I_LSB
16 |
| 4199 #define PHY_BB_CL_TAB_B0_CARR_LK_DC_ADD_I_MASK
0x07ff0000 |
| 4200 #define PHY_BB_CL_TAB_B0_CARR_LK_DC_ADD_I_GET(x) ((
(x) & 0x07ff0000) >> 16) |
| 4201 #define PHY_BB_CL_TAB_B0_CARR_LK_DC_ADD_I_SET(x) ((
(x) << 16) & 0x07ff0000) |
| 4202 #define PHY_BB_CL_TAB_B0_BB_GAIN_MSB
30 |
| 4203 #define PHY_BB_CL_TAB_B0_BB_GAIN_LSB
27 |
| 4204 #define PHY_BB_CL_TAB_B0_BB_GAIN_MASK
0x78000000 |
| 4205 #define PHY_BB_CL_TAB_B0_BB_GAIN_GET(x) ((
(x) & 0x78000000) >> 27) |
| 4206 #define PHY_BB_CL_TAB_B0_BB_GAIN_SET(x) ((
(x) << 27) & 0x78000000) |
| 4207 |
| 4208 /* macros for BB_cl_map_0_b0 */ |
| 4209 #define PHY_BB_CL_MAP_0_B0_ADDRESS
0x0000a340 |
| 4210 #define PHY_BB_CL_MAP_0_B0_OFFSET
0x0000a340 |
| 4211 #define PHY_BB_CL_MAP_0_B0_CL_MAP_0_MSB
31 |
| 4212 #define PHY_BB_CL_MAP_0_B0_CL_MAP_0_LSB
0 |
| 4213 #define PHY_BB_CL_MAP_0_B0_CL_MAP_0_MASK
0xffffffff |
| 4214 #define PHY_BB_CL_MAP_0_B0_CL_MAP_0_GET(x) (
((x) & 0xffffffff) >> 0) |
| 4215 #define PHY_BB_CL_MAP_0_B0_CL_MAP_0_SET(x) (
((x) << 0) & 0xffffffff) |
| 4216 |
| 4217 /* macros for BB_cl_map_1_b0 */ |
| 4218 #define PHY_BB_CL_MAP_1_B0_ADDRESS
0x0000a344 |
| 4219 #define PHY_BB_CL_MAP_1_B0_OFFSET
0x0000a344 |
| 4220 #define PHY_BB_CL_MAP_1_B0_CL_MAP_1_MSB
31 |
| 4221 #define PHY_BB_CL_MAP_1_B0_CL_MAP_1_LSB
0 |
| 4222 #define PHY_BB_CL_MAP_1_B0_CL_MAP_1_MASK
0xffffffff |
| 4223 #define PHY_BB_CL_MAP_1_B0_CL_MAP_1_GET(x) (
((x) & 0xffffffff) >> 0) |
| 4224 #define PHY_BB_CL_MAP_1_B0_CL_MAP_1_SET(x) (
((x) << 0) & 0xffffffff) |
| 4225 |
| 4226 /* macros for BB_cl_map_2_b0 */ |
| 4227 #define PHY_BB_CL_MAP_2_B0_ADDRESS
0x0000a348 |
| 4228 #define PHY_BB_CL_MAP_2_B0_OFFSET
0x0000a348 |
| 4229 #define PHY_BB_CL_MAP_2_B0_CL_MAP_2_MSB
31 |
| 4230 #define PHY_BB_CL_MAP_2_B0_CL_MAP_2_LSB
0 |
| 4231 #define PHY_BB_CL_MAP_2_B0_CL_MAP_2_MASK
0xffffffff |
| 4232 #define PHY_BB_CL_MAP_2_B0_CL_MAP_2_GET(x) (
((x) & 0xffffffff) >> 0) |
| 4233 #define PHY_BB_CL_MAP_2_B0_CL_MAP_2_SET(x) (
((x) << 0) & 0xffffffff) |
| 4234 |
| 4235 /* macros for BB_cl_map_3_b0 */ |
| 4236 #define PHY_BB_CL_MAP_3_B0_ADDRESS
0x0000a34c |
| 4237 #define PHY_BB_CL_MAP_3_B0_OFFSET
0x0000a34c |
| 4238 #define PHY_BB_CL_MAP_3_B0_CL_MAP_3_MSB
31 |
| 4239 #define PHY_BB_CL_MAP_3_B0_CL_MAP_3_LSB
0 |
| 4240 #define PHY_BB_CL_MAP_3_B0_CL_MAP_3_MASK
0xffffffff |
| 4241 #define PHY_BB_CL_MAP_3_B0_CL_MAP_3_GET(x) (
((x) & 0xffffffff) >> 0) |
| 4242 #define PHY_BB_CL_MAP_3_B0_CL_MAP_3_SET(x) (
((x) << 0) & 0xffffffff) |
| 4243 |
| 4244 /* macros for BB_cl_cal_ctrl */ |
| 4245 #define PHY_BB_CL_CAL_CTRL_ADDRESS
0x0000a358 |
| 4246 #define PHY_BB_CL_CAL_CTRL_OFFSET
0x0000a358 |
| 4247 #define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_MSB
0 |
| 4248 #define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_LSB
0 |
| 4249 #define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_MASK
0x00000001 |
| 4250 #define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_GET(x) (
((x) & 0x00000001) >> 0) |
| 4251 #define PHY_BB_CL_CAL_CTRL_ENABLE_PARALLEL_CAL_SET(x) (
((x) << 0) & 0x00000001) |
| 4252 #define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_MSB
1 |
| 4253 #define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_LSB
1 |
| 4254 #define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_MASK
0x00000002 |
| 4255 #define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_GET(x) (
((x) & 0x00000002) >> 1) |
| 4256 #define PHY_BB_CL_CAL_CTRL_ENABLE_CL_CALIBRATE_SET(x) (
((x) << 1) & 0x00000002) |
| 4257 #define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_MSB
3 |
| 4258 #define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_LSB
2 |
| 4259 #define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_MASK
0x0000000c |
| 4260 #define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_GET(x) (
((x) & 0x0000000c) >> 2) |
| 4261 #define PHY_BB_CL_CAL_CTRL_CF_CLC_TEST_POINT_SET(x) (
((x) << 2) & 0x0000000c) |
| 4262 #define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_MSB
7 |
| 4263 #define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_LSB
4 |
| 4264 #define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_MASK
0x000000f0 |
| 4265 #define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_GET(x) (
((x) & 0x000000f0) >> 4) |
| 4266 #define PHY_BB_CL_CAL_CTRL_CF_CLC_FORCED_PAGAIN_SET(x) (
((x) << 4) & 0x000000f0) |
| 4267 #define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_MSB
15 |
| 4268 #define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_LSB
8 |
| 4269 #define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_MASK
0x0000ff00 |
| 4270 #define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 4271 #define PHY_BB_CL_CAL_CTRL_CARR_LEAK_MAX_OFFSET_SET(x) (
((x) << 8) & 0x0000ff00) |
| 4272 #define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_MSB
21 |
| 4273 #define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_LSB
16 |
| 4274 #define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_MASK
0x003f0000 |
| 4275 #define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 4276 #define PHY_BB_CL_CAL_CTRL_CF_CLC_INIT_BBGAIN_SET(x) ((
(x) << 16) & 0x003f0000) |
| 4277 #define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_MSB
29 |
| 4278 #define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_LSB
22 |
| 4279 #define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_MASK
0x3fc00000 |
| 4280 #define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_GET(x) ((
(x) & 0x3fc00000) >> 22) |
| 4281 #define PHY_BB_CL_CAL_CTRL_CF_ADC_BOUND_SET(x) ((
(x) << 22) & 0x3fc00000) |
| 4282 #define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_MSB
30 |
| 4283 #define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_LSB
30 |
| 4284 #define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_MASK
0x40000000 |
| 4285 #define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_GET(x) ((
(x) & 0x40000000) >> 30) |
| 4286 #define PHY_BB_CL_CAL_CTRL_USE_DAC_CL_CORRECTION_SET(x) ((
(x) << 30) & 0x40000000) |
| 4287 #define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_MSB
31 |
| 4288 #define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_LSB
31 |
| 4289 #define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_MASK
0x80000000 |
| 4290 #define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_GET(x) ((
(x) & 0x80000000) >> 31) |
| 4291 #define PHY_BB_CL_CAL_CTRL_CL_MAP_HW_GEN_SET(x) ((
(x) << 31) & 0x80000000) |
| 4292 |
| 4293 /* macros for BB_cl_map_pal_0_b0 */ |
| 4294 #define PHY_BB_CL_MAP_PAL_0_B0_ADDRESS
0x0000a35c |
| 4295 #define PHY_BB_CL_MAP_PAL_0_B0_OFFSET
0x0000a35c |
| 4296 #define PHY_BB_CL_MAP_PAL_0_B0_CL_MAP_0_MSB
31 |
| 4297 #define PHY_BB_CL_MAP_PAL_0_B0_CL_MAP_0_LSB
0 |
| 4298 #define PHY_BB_CL_MAP_PAL_0_B0_CL_MAP_0_MASK
0xffffffff |
| 4299 #define PHY_BB_CL_MAP_PAL_0_B0_CL_MAP_0_GET(x) (
((x) & 0xffffffff) >> 0) |
| 4300 #define PHY_BB_CL_MAP_PAL_0_B0_CL_MAP_0_SET(x) (
((x) << 0) & 0xffffffff) |
| 4301 |
| 4302 /* macros for BB_cl_map_pal_1_b0 */ |
| 4303 #define PHY_BB_CL_MAP_PAL_1_B0_ADDRESS
0x0000a360 |
| 4304 #define PHY_BB_CL_MAP_PAL_1_B0_OFFSET
0x0000a360 |
| 4305 #define PHY_BB_CL_MAP_PAL_1_B0_CL_MAP_1_MSB
31 |
| 4306 #define PHY_BB_CL_MAP_PAL_1_B0_CL_MAP_1_LSB
0 |
| 4307 #define PHY_BB_CL_MAP_PAL_1_B0_CL_MAP_1_MASK
0xffffffff |
| 4308 #define PHY_BB_CL_MAP_PAL_1_B0_CL_MAP_1_GET(x) (
((x) & 0xffffffff) >> 0) |
| 4309 #define PHY_BB_CL_MAP_PAL_1_B0_CL_MAP_1_SET(x) (
((x) << 0) & 0xffffffff) |
| 4310 |
| 4311 /* macros for BB_cl_map_pal_2_b0 */ |
| 4312 #define PHY_BB_CL_MAP_PAL_2_B0_ADDRESS
0x0000a364 |
| 4313 #define PHY_BB_CL_MAP_PAL_2_B0_OFFSET
0x0000a364 |
| 4314 #define PHY_BB_CL_MAP_PAL_2_B0_CL_MAP_2_MSB
31 |
| 4315 #define PHY_BB_CL_MAP_PAL_2_B0_CL_MAP_2_LSB
0 |
| 4316 #define PHY_BB_CL_MAP_PAL_2_B0_CL_MAP_2_MASK
0xffffffff |
| 4317 #define PHY_BB_CL_MAP_PAL_2_B0_CL_MAP_2_GET(x) (
((x) & 0xffffffff) >> 0) |
| 4318 #define PHY_BB_CL_MAP_PAL_2_B0_CL_MAP_2_SET(x) (
((x) << 0) & 0xffffffff) |
| 4319 |
| 4320 /* macros for BB_cl_map_pal_3_b0 */ |
| 4321 #define PHY_BB_CL_MAP_PAL_3_B0_ADDRESS
0x0000a368 |
| 4322 #define PHY_BB_CL_MAP_PAL_3_B0_OFFSET
0x0000a368 |
| 4323 #define PHY_BB_CL_MAP_PAL_3_B0_CL_MAP_3_MSB
31 |
| 4324 #define PHY_BB_CL_MAP_PAL_3_B0_CL_MAP_3_LSB
0 |
| 4325 #define PHY_BB_CL_MAP_PAL_3_B0_CL_MAP_3_MASK
0xffffffff |
| 4326 #define PHY_BB_CL_MAP_PAL_3_B0_CL_MAP_3_GET(x) (
((x) & 0xffffffff) >> 0) |
| 4327 #define PHY_BB_CL_MAP_PAL_3_B0_CL_MAP_3_SET(x) (
((x) << 0) & 0xffffffff) |
| 4328 |
| 4329 /* macros for BB_rifs */ |
| 4330 #define PHY_BB_RIFS_ADDRESS
0x0000a388 |
| 4331 #define PHY_BB_RIFS_OFFSET
0x0000a388 |
| 4332 #define PHY_BB_RIFS_DISABLE_FCC_FIX_MSB
25 |
| 4333 #define PHY_BB_RIFS_DISABLE_FCC_FIX_LSB
25 |
| 4334 #define PHY_BB_RIFS_DISABLE_FCC_FIX_MASK
0x02000000 |
| 4335 #define PHY_BB_RIFS_DISABLE_FCC_FIX_GET(x) ((
(x) & 0x02000000) >> 25) |
| 4336 #define PHY_BB_RIFS_DISABLE_FCC_FIX_SET(x) ((
(x) << 25) & 0x02000000) |
| 4337 #define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_MSB
26 |
| 4338 #define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_LSB
26 |
| 4339 #define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_MASK
0x04000000 |
| 4340 #define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_GET(x) ((
(x) & 0x04000000) >> 26) |
| 4341 #define PHY_BB_RIFS_ENABLE_RESET_TDOMAIN_SET(x) ((
(x) << 26) & 0x04000000) |
| 4342 #define PHY_BB_RIFS_DISABLE_FCC_FIX2_MSB
27 |
| 4343 #define PHY_BB_RIFS_DISABLE_FCC_FIX2_LSB
27 |
| 4344 #define PHY_BB_RIFS_DISABLE_FCC_FIX2_MASK
0x08000000 |
| 4345 #define PHY_BB_RIFS_DISABLE_FCC_FIX2_GET(x) ((
(x) & 0x08000000) >> 27) |
| 4346 #define PHY_BB_RIFS_DISABLE_FCC_FIX2_SET(x) ((
(x) << 27) & 0x08000000) |
| 4347 #define PHY_BB_RIFS_DISABLE_RIFS_CCK_FIX_MSB
28 |
| 4348 #define PHY_BB_RIFS_DISABLE_RIFS_CCK_FIX_LSB
28 |
| 4349 #define PHY_BB_RIFS_DISABLE_RIFS_CCK_FIX_MASK
0x10000000 |
| 4350 #define PHY_BB_RIFS_DISABLE_RIFS_CCK_FIX_GET(x) ((
(x) & 0x10000000) >> 28) |
| 4351 #define PHY_BB_RIFS_DISABLE_RIFS_CCK_FIX_SET(x) ((
(x) << 28) & 0x10000000) |
| 4352 #define PHY_BB_RIFS_DISABLE_ERROR_RESET_FIX_MSB
29 |
| 4353 #define PHY_BB_RIFS_DISABLE_ERROR_RESET_FIX_LSB
29 |
| 4354 #define PHY_BB_RIFS_DISABLE_ERROR_RESET_FIX_MASK
0x20000000 |
| 4355 #define PHY_BB_RIFS_DISABLE_ERROR_RESET_FIX_GET(x) ((
(x) & 0x20000000) >> 29) |
| 4356 #define PHY_BB_RIFS_DISABLE_ERROR_RESET_FIX_SET(x) ((
(x) << 29) & 0x20000000) |
| 4357 #define PHY_BB_RIFS_RADAR_USE_FDOMAIN_RESET_MSB
30 |
| 4358 #define PHY_BB_RIFS_RADAR_USE_FDOMAIN_RESET_LSB
30 |
| 4359 #define PHY_BB_RIFS_RADAR_USE_FDOMAIN_RESET_MASK
0x40000000 |
| 4360 #define PHY_BB_RIFS_RADAR_USE_FDOMAIN_RESET_GET(x) ((
(x) & 0x40000000) >> 30) |
| 4361 #define PHY_BB_RIFS_RADAR_USE_FDOMAIN_RESET_SET(x) ((
(x) << 30) & 0x40000000) |
| 4362 |
| 4363 /* macros for BB_powertx_rate5 */ |
| 4364 #define PHY_BB_POWERTX_RATE5_ADDRESS
0x0000a38c |
| 4365 #define PHY_BB_POWERTX_RATE5_OFFSET
0x0000a38c |
| 4366 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_0_MSB
5 |
| 4367 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_0_LSB
0 |
| 4368 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_0_MASK
0x0000003f |
| 4369 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_0_GET(x) (
((x) & 0x0000003f) >> 0) |
| 4370 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_0_SET(x) (
((x) << 0) & 0x0000003f) |
| 4371 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_1_MSB
13 |
| 4372 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_1_LSB
8 |
| 4373 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_1_MASK
0x00003f00 |
| 4374 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_1_GET(x) (
((x) & 0x00003f00) >> 8) |
| 4375 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_1_SET(x) (
((x) << 8) & 0x00003f00) |
| 4376 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_2_MSB
21 |
| 4377 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_2_LSB
16 |
| 4378 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_2_MASK
0x003f0000 |
| 4379 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_2_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 4380 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_2_SET(x) ((
(x) << 16) & 0x003f0000) |
| 4381 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_3_MSB
29 |
| 4382 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_3_LSB
24 |
| 4383 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_3_MASK
0x3f000000 |
| 4384 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_3_GET(x) ((
(x) & 0x3f000000) >> 24) |
| 4385 #define PHY_BB_POWERTX_RATE5_POWERTXHT20_3_SET(x) ((
(x) << 24) & 0x3f000000) |
| 4386 |
| 4387 /* macros for BB_powertx_rate6 */ |
| 4388 #define PHY_BB_POWERTX_RATE6_ADDRESS
0x0000a390 |
| 4389 #define PHY_BB_POWERTX_RATE6_OFFSET
0x0000a390 |
| 4390 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_4_MSB
5 |
| 4391 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_4_LSB
0 |
| 4392 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_4_MASK
0x0000003f |
| 4393 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_4_GET(x) (
((x) & 0x0000003f) >> 0) |
| 4394 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_4_SET(x) (
((x) << 0) & 0x0000003f) |
| 4395 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_5_MSB
13 |
| 4396 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_5_LSB
8 |
| 4397 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_5_MASK
0x00003f00 |
| 4398 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_5_GET(x) (
((x) & 0x00003f00) >> 8) |
| 4399 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_5_SET(x) (
((x) << 8) & 0x00003f00) |
| 4400 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_6_MSB
21 |
| 4401 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_6_LSB
16 |
| 4402 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_6_MASK
0x003f0000 |
| 4403 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_6_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 4404 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_6_SET(x) ((
(x) << 16) & 0x003f0000) |
| 4405 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_7_MSB
29 |
| 4406 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_7_LSB
24 |
| 4407 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_7_MASK
0x3f000000 |
| 4408 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_7_GET(x) ((
(x) & 0x3f000000) >> 24) |
| 4409 #define PHY_BB_POWERTX_RATE6_POWERTXHT20_7_SET(x) ((
(x) << 24) & 0x3f000000) |
| 4410 |
| 4411 /* macros for BB_tpc_10 */ |
| 4412 #define PHY_BB_TPC_10_ADDRESS
0x0000a394 |
| 4413 #define PHY_BB_TPC_10_OFFSET
0x0000a394 |
| 4414 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_0_MSB
4 |
| 4415 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_0_LSB
0 |
| 4416 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_0_MASK
0x0000001f |
| 4417 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_0_GET(x) (
((x) & 0x0000001f) >> 0) |
| 4418 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_0_SET(x) (
((x) << 0) & 0x0000001f) |
| 4419 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_1_MSB
9 |
| 4420 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_1_LSB
5 |
| 4421 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_1_MASK
0x000003e0 |
| 4422 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_1_GET(x) (
((x) & 0x000003e0) >> 5) |
| 4423 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_1_SET(x) (
((x) << 5) & 0x000003e0) |
| 4424 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_2_MSB
14 |
| 4425 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_2_LSB
10 |
| 4426 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_2_MASK
0x00007c00 |
| 4427 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_2_GET(x) ((
(x) & 0x00007c00) >> 10) |
| 4428 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_2_SET(x) ((
(x) << 10) & 0x00007c00) |
| 4429 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_3_MSB
19 |
| 4430 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_3_LSB
15 |
| 4431 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_3_MASK
0x000f8000 |
| 4432 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_3_GET(x) ((
(x) & 0x000f8000) >> 15) |
| 4433 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_3_SET(x) ((
(x) << 15) & 0x000f8000) |
| 4434 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_4_MSB
24 |
| 4435 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_4_LSB
20 |
| 4436 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_4_MASK
0x01f00000 |
| 4437 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_4_GET(x) ((
(x) & 0x01f00000) >> 20) |
| 4438 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_4_SET(x) ((
(x) << 20) & 0x01f00000) |
| 4439 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_5_MSB
29 |
| 4440 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_5_LSB
25 |
| 4441 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_5_MASK
0x3e000000 |
| 4442 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_5_GET(x) ((
(x) & 0x3e000000) >> 25) |
| 4443 #define PHY_BB_TPC_10_DESIRED_SCALE_HT20_5_SET(x) ((
(x) << 25) & 0x3e000000) |
| 4444 |
| 4445 /* macros for BB_tpc_11_b0 */ |
| 4446 #define PHY_BB_TPC_11_B0_ADDRESS
0x0000a398 |
| 4447 #define PHY_BB_TPC_11_B0_OFFSET
0x0000a398 |
| 4448 #define PHY_BB_TPC_11_B0_DESIRED_SCALE_HT20_6_MSB
4 |
| 4449 #define PHY_BB_TPC_11_B0_DESIRED_SCALE_HT20_6_LSB
0 |
| 4450 #define PHY_BB_TPC_11_B0_DESIRED_SCALE_HT20_6_MASK
0x0000001f |
| 4451 #define PHY_BB_TPC_11_B0_DESIRED_SCALE_HT20_6_GET(x) (
((x) & 0x0000001f) >> 0) |
| 4452 #define PHY_BB_TPC_11_B0_DESIRED_SCALE_HT20_6_SET(x) (
((x) << 0) & 0x0000001f) |
| 4453 #define PHY_BB_TPC_11_B0_DESIRED_SCALE_HT20_7_MSB
9 |
| 4454 #define PHY_BB_TPC_11_B0_DESIRED_SCALE_HT20_7_LSB
5 |
| 4455 #define PHY_BB_TPC_11_B0_DESIRED_SCALE_HT20_7_MASK
0x000003e0 |
| 4456 #define PHY_BB_TPC_11_B0_DESIRED_SCALE_HT20_7_GET(x) (
((x) & 0x000003e0) >> 5) |
| 4457 #define PHY_BB_TPC_11_B0_DESIRED_SCALE_HT20_7_SET(x) (
((x) << 5) & 0x000003e0) |
| 4458 #define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_MSB
23 |
| 4459 #define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_LSB
16 |
| 4460 #define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_MASK
0x00ff0000 |
| 4461 #define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_GET(x) ((
(x) & 0x00ff0000) >> 16) |
| 4462 #define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_SET(x) ((
(x) << 16) & 0x00ff0000) |
| 4463 #define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_PAL_ON_MSB
31 |
| 4464 #define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_PAL_ON_LSB
24 |
| 4465 #define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_PAL_ON_MASK
0xff000000 |
| 4466 #define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_PAL_ON_GET(x) ((
(x) & 0xff000000) >> 24) |
| 4467 #define PHY_BB_TPC_11_B0_OLPC_GAIN_DELTA_0_PAL_ON_SET(x) ((
(x) << 24) & 0xff000000) |
| 4468 |
| 4469 /* macros for BB_cal_chain_mask */ |
| 4470 #define PHY_BB_CAL_CHAIN_MASK_ADDRESS
0x0000a39c |
| 4471 #define PHY_BB_CAL_CHAIN_MASK_OFFSET
0x0000a39c |
| 4472 #define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_MSB
2 |
| 4473 #define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_LSB
0 |
| 4474 #define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_MASK
0x00000007 |
| 4475 #define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_GET(x) (
((x) & 0x00000007) >> 0) |
| 4476 #define PHY_BB_CAL_CHAIN_MASK_CAL_CHAIN_MASK_SET(x) (
((x) << 0) & 0x00000007) |
| 4477 |
| 4478 /* macros for BB_powertx_sub */ |
| 4479 #define PHY_BB_POWERTX_SUB_ADDRESS
0x0000a3bc |
| 4480 #define PHY_BB_POWERTX_SUB_OFFSET
0x0000a3bc |
| 4481 #define PHY_BB_POWERTX_SUB_POWERTX_SUB_FOR_2CHAIN_MSB
5 |
| 4482 #define PHY_BB_POWERTX_SUB_POWERTX_SUB_FOR_2CHAIN_LSB
0 |
| 4483 #define PHY_BB_POWERTX_SUB_POWERTX_SUB_FOR_2CHAIN_MASK
0x0000003f |
| 4484 #define PHY_BB_POWERTX_SUB_POWERTX_SUB_FOR_2CHAIN_GET(x) (
((x) & 0x0000003f) >> 0) |
| 4485 #define PHY_BB_POWERTX_SUB_POWERTX_SUB_FOR_2CHAIN_SET(x) (
((x) << 0) & 0x0000003f) |
| 4486 |
| 4487 /* macros for BB_powertx_rate7 */ |
| 4488 #define PHY_BB_POWERTX_RATE7_ADDRESS
0x0000a3c0 |
| 4489 #define PHY_BB_POWERTX_RATE7_OFFSET
0x0000a3c0 |
| 4490 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_0_MSB
5 |
| 4491 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_0_LSB
0 |
| 4492 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_0_MASK
0x0000003f |
| 4493 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_0_GET(x) (
((x) & 0x0000003f) >> 0) |
| 4494 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_0_SET(x) (
((x) << 0) & 0x0000003f) |
| 4495 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_1_MSB
13 |
| 4496 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_1_LSB
8 |
| 4497 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_1_MASK
0x00003f00 |
| 4498 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_1_GET(x) (
((x) & 0x00003f00) >> 8) |
| 4499 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_1_SET(x) (
((x) << 8) & 0x00003f00) |
| 4500 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_2_MSB
21 |
| 4501 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_2_LSB
16 |
| 4502 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_2_MASK
0x003f0000 |
| 4503 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_2_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 4504 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_2_SET(x) ((
(x) << 16) & 0x003f0000) |
| 4505 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_3_MSB
29 |
| 4506 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_3_LSB
24 |
| 4507 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_3_MASK
0x3f000000 |
| 4508 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_3_GET(x) ((
(x) & 0x3f000000) >> 24) |
| 4509 #define PHY_BB_POWERTX_RATE7_POWERTXHT40_3_SET(x) ((
(x) << 24) & 0x3f000000) |
| 4510 |
| 4511 /* macros for BB_powertx_rate8 */ |
| 4512 #define PHY_BB_POWERTX_RATE8_ADDRESS
0x0000a3c4 |
| 4513 #define PHY_BB_POWERTX_RATE8_OFFSET
0x0000a3c4 |
| 4514 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_4_MSB
5 |
| 4515 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_4_LSB
0 |
| 4516 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_4_MASK
0x0000003f |
| 4517 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_4_GET(x) (
((x) & 0x0000003f) >> 0) |
| 4518 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_4_SET(x) (
((x) << 0) & 0x0000003f) |
| 4519 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_5_MSB
13 |
| 4520 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_5_LSB
8 |
| 4521 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_5_MASK
0x00003f00 |
| 4522 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_5_GET(x) (
((x) & 0x00003f00) >> 8) |
| 4523 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_5_SET(x) (
((x) << 8) & 0x00003f00) |
| 4524 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_6_MSB
21 |
| 4525 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_6_LSB
16 |
| 4526 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_6_MASK
0x003f0000 |
| 4527 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_6_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 4528 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_6_SET(x) ((
(x) << 16) & 0x003f0000) |
| 4529 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_7_MSB
29 |
| 4530 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_7_LSB
24 |
| 4531 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_7_MASK
0x3f000000 |
| 4532 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_7_GET(x) ((
(x) & 0x3f000000) >> 24) |
| 4533 #define PHY_BB_POWERTX_RATE8_POWERTXHT40_7_SET(x) ((
(x) << 24) & 0x3f000000) |
| 4534 |
| 4535 /* macros for BB_powertx_rate9 */ |
| 4536 #define PHY_BB_POWERTX_RATE9_ADDRESS
0x0000a3c8 |
| 4537 #define PHY_BB_POWERTX_RATE9_OFFSET
0x0000a3c8 |
| 4538 #define PHY_BB_POWERTX_RATE9_POWERTX_DUP40_CCK_MSB
5 |
| 4539 #define PHY_BB_POWERTX_RATE9_POWERTX_DUP40_CCK_LSB
0 |
| 4540 #define PHY_BB_POWERTX_RATE9_POWERTX_DUP40_CCK_MASK
0x0000003f |
| 4541 #define PHY_BB_POWERTX_RATE9_POWERTX_DUP40_CCK_GET(x) (
((x) & 0x0000003f) >> 0) |
| 4542 #define PHY_BB_POWERTX_RATE9_POWERTX_DUP40_CCK_SET(x) (
((x) << 0) & 0x0000003f) |
| 4543 #define PHY_BB_POWERTX_RATE9_POWERTX_DUP40_OFDM_MSB
13 |
| 4544 #define PHY_BB_POWERTX_RATE9_POWERTX_DUP40_OFDM_LSB
8 |
| 4545 #define PHY_BB_POWERTX_RATE9_POWERTX_DUP40_OFDM_MASK
0x00003f00 |
| 4546 #define PHY_BB_POWERTX_RATE9_POWERTX_DUP40_OFDM_GET(x) (
((x) & 0x00003f00) >> 8) |
| 4547 #define PHY_BB_POWERTX_RATE9_POWERTX_DUP40_OFDM_SET(x) (
((x) << 8) & 0x00003f00) |
| 4548 #define PHY_BB_POWERTX_RATE9_POWERTX_EXT20_CCK_MSB
21 |
| 4549 #define PHY_BB_POWERTX_RATE9_POWERTX_EXT20_CCK_LSB
16 |
| 4550 #define PHY_BB_POWERTX_RATE9_POWERTX_EXT20_CCK_MASK
0x003f0000 |
| 4551 #define PHY_BB_POWERTX_RATE9_POWERTX_EXT20_CCK_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 4552 #define PHY_BB_POWERTX_RATE9_POWERTX_EXT20_CCK_SET(x) ((
(x) << 16) & 0x003f0000) |
| 4553 #define PHY_BB_POWERTX_RATE9_POWERTX_EXT20_OFDM_MSB
29 |
| 4554 #define PHY_BB_POWERTX_RATE9_POWERTX_EXT20_OFDM_LSB
24 |
| 4555 #define PHY_BB_POWERTX_RATE9_POWERTX_EXT20_OFDM_MASK
0x3f000000 |
| 4556 #define PHY_BB_POWERTX_RATE9_POWERTX_EXT20_OFDM_GET(x) ((
(x) & 0x3f000000) >> 24) |
| 4557 #define PHY_BB_POWERTX_RATE9_POWERTX_EXT20_OFDM_SET(x) ((
(x) << 24) & 0x3f000000) |
| 4558 |
| 4559 /* macros for BB_powertx_rate10 */ |
| 4560 #define PHY_BB_POWERTX_RATE10_ADDRESS
0x0000a3cc |
| 4561 #define PHY_BB_POWERTX_RATE10_OFFSET
0x0000a3cc |
| 4562 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_8_MSB
5 |
| 4563 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_8_LSB
0 |
| 4564 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_8_MASK
0x0000003f |
| 4565 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_8_GET(x) (
((x) & 0x0000003f) >> 0) |
| 4566 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_8_SET(x) (
((x) << 0) & 0x0000003f) |
| 4567 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_9_MSB
13 |
| 4568 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_9_LSB
8 |
| 4569 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_9_MASK
0x00003f00 |
| 4570 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_9_GET(x) (
((x) & 0x00003f00) >> 8) |
| 4571 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_9_SET(x) (
((x) << 8) & 0x00003f00) |
| 4572 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_10_MSB
21 |
| 4573 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_10_LSB
16 |
| 4574 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_10_MASK
0x003f0000 |
| 4575 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_10_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 4576 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_10_SET(x) ((
(x) << 16) & 0x003f0000) |
| 4577 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_11_MSB
29 |
| 4578 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_11_LSB
24 |
| 4579 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_11_MASK
0x3f000000 |
| 4580 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_11_GET(x) ((
(x) & 0x3f000000) >> 24) |
| 4581 #define PHY_BB_POWERTX_RATE10_POWERTXHT20_11_SET(x) ((
(x) << 24) & 0x3f000000) |
| 4582 |
| 4583 /* macros for BB_powertx_rate11 */ |
| 4584 #define PHY_BB_POWERTX_RATE11_ADDRESS
0x0000a3d0 |
| 4585 #define PHY_BB_POWERTX_RATE11_OFFSET
0x0000a3d0 |
| 4586 #define PHY_BB_POWERTX_RATE11_POWERTXHT20_12_MSB
5 |
| 4587 #define PHY_BB_POWERTX_RATE11_POWERTXHT20_12_LSB
0 |
| 4588 #define PHY_BB_POWERTX_RATE11_POWERTXHT20_12_MASK
0x0000003f |
| 4589 #define PHY_BB_POWERTX_RATE11_POWERTXHT20_12_GET(x) (
((x) & 0x0000003f) >> 0) |
| 4590 #define PHY_BB_POWERTX_RATE11_POWERTXHT20_12_SET(x) (
((x) << 0) & 0x0000003f) |
| 4591 #define PHY_BB_POWERTX_RATE11_POWERTXHT20_13_MSB
13 |
| 4592 #define PHY_BB_POWERTX_RATE11_POWERTXHT20_13_LSB
8 |
| 4593 #define PHY_BB_POWERTX_RATE11_POWERTXHT20_13_MASK
0x00003f00 |
| 4594 #define PHY_BB_POWERTX_RATE11_POWERTXHT20_13_GET(x) (
((x) & 0x00003f00) >> 8) |
| 4595 #define PHY_BB_POWERTX_RATE11_POWERTXHT20_13_SET(x) (
((x) << 8) & 0x00003f00) |
| 4596 #define PHY_BB_POWERTX_RATE11_POWERTXHT40_12_MSB
21 |
| 4597 #define PHY_BB_POWERTX_RATE11_POWERTXHT40_12_LSB
16 |
| 4598 #define PHY_BB_POWERTX_RATE11_POWERTXHT40_12_MASK
0x003f0000 |
| 4599 #define PHY_BB_POWERTX_RATE11_POWERTXHT40_12_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 4600 #define PHY_BB_POWERTX_RATE11_POWERTXHT40_12_SET(x) ((
(x) << 16) & 0x003f0000) |
| 4601 #define PHY_BB_POWERTX_RATE11_POWERTXHT40_13_MSB
29 |
| 4602 #define PHY_BB_POWERTX_RATE11_POWERTXHT40_13_LSB
24 |
| 4603 #define PHY_BB_POWERTX_RATE11_POWERTXHT40_13_MASK
0x3f000000 |
| 4604 #define PHY_BB_POWERTX_RATE11_POWERTXHT40_13_GET(x) ((
(x) & 0x3f000000) >> 24) |
| 4605 #define PHY_BB_POWERTX_RATE11_POWERTXHT40_13_SET(x) ((
(x) << 24) & 0x3f000000) |
| 4606 |
| 4607 /* macros for BB_powertx_rate12 */ |
| 4608 #define PHY_BB_POWERTX_RATE12_ADDRESS
0x0000a3d4 |
| 4609 #define PHY_BB_POWERTX_RATE12_OFFSET
0x0000a3d4 |
| 4610 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_8_MSB
5 |
| 4611 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_8_LSB
0 |
| 4612 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_8_MASK
0x0000003f |
| 4613 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_8_GET(x) (
((x) & 0x0000003f) >> 0) |
| 4614 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_8_SET(x) (
((x) << 0) & 0x0000003f) |
| 4615 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_9_MSB
13 |
| 4616 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_9_LSB
8 |
| 4617 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_9_MASK
0x00003f00 |
| 4618 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_9_GET(x) (
((x) & 0x00003f00) >> 8) |
| 4619 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_9_SET(x) (
((x) << 8) & 0x00003f00) |
| 4620 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_10_MSB
21 |
| 4621 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_10_LSB
16 |
| 4622 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_10_MASK
0x003f0000 |
| 4623 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_10_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 4624 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_10_SET(x) ((
(x) << 16) & 0x003f0000) |
| 4625 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_11_MSB
29 |
| 4626 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_11_LSB
24 |
| 4627 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_11_MASK
0x3f000000 |
| 4628 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_11_GET(x) ((
(x) & 0x3f000000) >> 24) |
| 4629 #define PHY_BB_POWERTX_RATE12_POWERTXHT40_11_SET(x) ((
(x) << 24) & 0x3f000000) |
| 4630 |
| 4631 /* macros for BB_force_analog */ |
| 4632 #define PHY_BB_FORCE_ANALOG_ADDRESS
0x0000a3d8 |
| 4633 #define PHY_BB_FORCE_ANALOG_OFFSET
0x0000a3d8 |
| 4634 #define PHY_BB_FORCE_ANALOG_FORCE_XPAON_MSB
0 |
| 4635 #define PHY_BB_FORCE_ANALOG_FORCE_XPAON_LSB
0 |
| 4636 #define PHY_BB_FORCE_ANALOG_FORCE_XPAON_MASK
0x00000001 |
| 4637 #define PHY_BB_FORCE_ANALOG_FORCE_XPAON_GET(x) (
((x) & 0x00000001) >> 0) |
| 4638 #define PHY_BB_FORCE_ANALOG_FORCE_XPAON_SET(x) (
((x) << 0) & 0x00000001) |
| 4639 #define PHY_BB_FORCE_ANALOG_FORCED_XPAON_MSB
3 |
| 4640 #define PHY_BB_FORCE_ANALOG_FORCED_XPAON_LSB
1 |
| 4641 #define PHY_BB_FORCE_ANALOG_FORCED_XPAON_MASK
0x0000000e |
| 4642 #define PHY_BB_FORCE_ANALOG_FORCED_XPAON_GET(x) (
((x) & 0x0000000e) >> 1) |
| 4643 #define PHY_BB_FORCE_ANALOG_FORCED_XPAON_SET(x) (
((x) << 1) & 0x0000000e) |
| 4644 #define PHY_BB_FORCE_ANALOG_FORCE_PDADC_PWD_MSB
4 |
| 4645 #define PHY_BB_FORCE_ANALOG_FORCE_PDADC_PWD_LSB
4 |
| 4646 #define PHY_BB_FORCE_ANALOG_FORCE_PDADC_PWD_MASK
0x00000010 |
| 4647 #define PHY_BB_FORCE_ANALOG_FORCE_PDADC_PWD_GET(x) (
((x) & 0x00000010) >> 4) |
| 4648 #define PHY_BB_FORCE_ANALOG_FORCE_PDADC_PWD_SET(x) (
((x) << 4) & 0x00000010) |
| 4649 #define PHY_BB_FORCE_ANALOG_FORCED_PDADC_PWD_MSB
7 |
| 4650 #define PHY_BB_FORCE_ANALOG_FORCED_PDADC_PWD_LSB
5 |
| 4651 #define PHY_BB_FORCE_ANALOG_FORCED_PDADC_PWD_MASK
0x000000e0 |
| 4652 #define PHY_BB_FORCE_ANALOG_FORCED_PDADC_PWD_GET(x) (
((x) & 0x000000e0) >> 5) |
| 4653 #define PHY_BB_FORCE_ANALOG_FORCED_PDADC_PWD_SET(x) (
((x) << 5) & 0x000000e0) |
| 4654 |
| 4655 /* macros for BB_tpc_12 */ |
| 4656 #define PHY_BB_TPC_12_ADDRESS
0x0000a3dc |
| 4657 #define PHY_BB_TPC_12_OFFSET
0x0000a3dc |
| 4658 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_0_MSB
4 |
| 4659 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_0_LSB
0 |
| 4660 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_0_MASK
0x0000001f |
| 4661 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_0_GET(x) (
((x) & 0x0000001f) >> 0) |
| 4662 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_0_SET(x) (
((x) << 0) & 0x0000001f) |
| 4663 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_1_MSB
9 |
| 4664 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_1_LSB
5 |
| 4665 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_1_MASK
0x000003e0 |
| 4666 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_1_GET(x) (
((x) & 0x000003e0) >> 5) |
| 4667 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_1_SET(x) (
((x) << 5) & 0x000003e0) |
| 4668 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_2_MSB
14 |
| 4669 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_2_LSB
10 |
| 4670 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_2_MASK
0x00007c00 |
| 4671 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_2_GET(x) ((
(x) & 0x00007c00) >> 10) |
| 4672 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_2_SET(x) ((
(x) << 10) & 0x00007c00) |
| 4673 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_3_MSB
19 |
| 4674 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_3_LSB
15 |
| 4675 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_3_MASK
0x000f8000 |
| 4676 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_3_GET(x) ((
(x) & 0x000f8000) >> 15) |
| 4677 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_3_SET(x) ((
(x) << 15) & 0x000f8000) |
| 4678 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_4_MSB
24 |
| 4679 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_4_LSB
20 |
| 4680 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_4_MASK
0x01f00000 |
| 4681 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_4_GET(x) ((
(x) & 0x01f00000) >> 20) |
| 4682 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_4_SET(x) ((
(x) << 20) & 0x01f00000) |
| 4683 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_5_MSB
29 |
| 4684 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_5_LSB
25 |
| 4685 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_5_MASK
0x3e000000 |
| 4686 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_5_GET(x) ((
(x) & 0x3e000000) >> 25) |
| 4687 #define PHY_BB_TPC_12_DESIRED_SCALE_HT40_5_SET(x) ((
(x) << 25) & 0x3e000000) |
| 4688 |
| 4689 /* macros for BB_tpc_13 */ |
| 4690 #define PHY_BB_TPC_13_ADDRESS
0x0000a3e0 |
| 4691 #define PHY_BB_TPC_13_OFFSET
0x0000a3e0 |
| 4692 #define PHY_BB_TPC_13_DESIRED_SCALE_HT40_6_MSB
4 |
| 4693 #define PHY_BB_TPC_13_DESIRED_SCALE_HT40_6_LSB
0 |
| 4694 #define PHY_BB_TPC_13_DESIRED_SCALE_HT40_6_MASK
0x0000001f |
| 4695 #define PHY_BB_TPC_13_DESIRED_SCALE_HT40_6_GET(x) (
((x) & 0x0000001f) >> 0) |
| 4696 #define PHY_BB_TPC_13_DESIRED_SCALE_HT40_6_SET(x) (
((x) << 0) & 0x0000001f) |
| 4697 #define PHY_BB_TPC_13_DESIRED_SCALE_HT40_7_MSB
9 |
| 4698 #define PHY_BB_TPC_13_DESIRED_SCALE_HT40_7_LSB
5 |
| 4699 #define PHY_BB_TPC_13_DESIRED_SCALE_HT40_7_MASK
0x000003e0 |
| 4700 #define PHY_BB_TPC_13_DESIRED_SCALE_HT40_7_GET(x) (
((x) & 0x000003e0) >> 5) |
| 4701 #define PHY_BB_TPC_13_DESIRED_SCALE_HT40_7_SET(x) (
((x) << 5) & 0x000003e0) |
| 4702 |
| 4703 /* macros for BB_tpc_14 */ |
| 4704 #define PHY_BB_TPC_14_ADDRESS
0x0000a3e4 |
| 4705 #define PHY_BB_TPC_14_OFFSET
0x0000a3e4 |
| 4706 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_8_MSB
4 |
| 4707 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_8_LSB
0 |
| 4708 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_8_MASK
0x0000001f |
| 4709 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_8_GET(x) (
((x) & 0x0000001f) >> 0) |
| 4710 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_8_SET(x) (
((x) << 0) & 0x0000001f) |
| 4711 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_9_MSB
9 |
| 4712 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_9_LSB
5 |
| 4713 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_9_MASK
0x000003e0 |
| 4714 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_9_GET(x) (
((x) & 0x000003e0) >> 5) |
| 4715 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_9_SET(x) (
((x) << 5) & 0x000003e0) |
| 4716 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_10_MSB
14 |
| 4717 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_10_LSB
10 |
| 4718 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_10_MASK
0x00007c00 |
| 4719 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_10_GET(x) ((
(x) & 0x00007c00) >> 10) |
| 4720 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_10_SET(x) ((
(x) << 10) & 0x00007c00) |
| 4721 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_11_MSB
19 |
| 4722 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_11_LSB
15 |
| 4723 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_11_MASK
0x000f8000 |
| 4724 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_11_GET(x) ((
(x) & 0x000f8000) >> 15) |
| 4725 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_11_SET(x) ((
(x) << 15) & 0x000f8000) |
| 4726 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_12_MSB
24 |
| 4727 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_12_LSB
20 |
| 4728 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_12_MASK
0x01f00000 |
| 4729 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_12_GET(x) ((
(x) & 0x01f00000) >> 20) |
| 4730 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_12_SET(x) ((
(x) << 20) & 0x01f00000) |
| 4731 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_13_MSB
29 |
| 4732 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_13_LSB
25 |
| 4733 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_13_MASK
0x3e000000 |
| 4734 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_13_GET(x) ((
(x) & 0x3e000000) >> 25) |
| 4735 #define PHY_BB_TPC_14_DESIRED_SCALE_HT20_13_SET(x) ((
(x) << 25) & 0x3e000000) |
| 4736 |
| 4737 /* macros for BB_tpc_15 */ |
| 4738 #define PHY_BB_TPC_15_ADDRESS
0x0000a3e8 |
| 4739 #define PHY_BB_TPC_15_OFFSET
0x0000a3e8 |
| 4740 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_8_MSB
4 |
| 4741 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_8_LSB
0 |
| 4742 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_8_MASK
0x0000001f |
| 4743 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_8_GET(x) (
((x) & 0x0000001f) >> 0) |
| 4744 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_8_SET(x) (
((x) << 0) & 0x0000001f) |
| 4745 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_9_MSB
9 |
| 4746 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_9_LSB
5 |
| 4747 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_9_MASK
0x000003e0 |
| 4748 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_9_GET(x) (
((x) & 0x000003e0) >> 5) |
| 4749 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_9_SET(x) (
((x) << 5) & 0x000003e0) |
| 4750 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_10_MSB
14 |
| 4751 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_10_LSB
10 |
| 4752 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_10_MASK
0x00007c00 |
| 4753 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_10_GET(x) ((
(x) & 0x00007c00) >> 10) |
| 4754 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_10_SET(x) ((
(x) << 10) & 0x00007c00) |
| 4755 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_11_MSB
19 |
| 4756 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_11_LSB
15 |
| 4757 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_11_MASK
0x000f8000 |
| 4758 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_11_GET(x) ((
(x) & 0x000f8000) >> 15) |
| 4759 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_11_SET(x) ((
(x) << 15) & 0x000f8000) |
| 4760 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_12_MSB
24 |
| 4761 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_12_LSB
20 |
| 4762 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_12_MASK
0x01f00000 |
| 4763 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_12_GET(x) ((
(x) & 0x01f00000) >> 20) |
| 4764 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_12_SET(x) ((
(x) << 20) & 0x01f00000) |
| 4765 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_13_MSB
29 |
| 4766 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_13_LSB
25 |
| 4767 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_13_MASK
0x3e000000 |
| 4768 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_13_GET(x) ((
(x) & 0x3e000000) >> 25) |
| 4769 #define PHY_BB_TPC_15_DESIRED_SCALE_HT40_13_SET(x) ((
(x) << 25) & 0x3e000000) |
| 4770 |
| 4771 /* macros for BB_tpc_16 */ |
| 4772 #define PHY_BB_TPC_16_ADDRESS
0x0000a3ec |
| 4773 #define PHY_BB_TPC_16_OFFSET
0x0000a3ec |
| 4774 #define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_MSB
13 |
| 4775 #define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_LSB
8 |
| 4776 #define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_MASK
0x00003f00 |
| 4777 #define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_GET(x) (
((x) & 0x00003f00) >> 8) |
| 4778 #define PHY_BB_TPC_16_PDADC_PAR_CORR_CCK_SET(x) (
((x) << 8) & 0x00003f00) |
| 4779 #define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_MSB
21 |
| 4780 #define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_LSB
16 |
| 4781 #define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_MASK
0x003f0000 |
| 4782 #define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_GET(x) ((
(x) & 0x003f0000) >> 16) |
| 4783 #define PHY_BB_TPC_16_PDADC_PAR_CORR_OFDM_SET(x) ((
(x) << 16) & 0x003f0000) |
| 4784 #define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_MSB
29 |
| 4785 #define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_LSB
24 |
| 4786 #define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_MASK
0x3f000000 |
| 4787 #define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_GET(x) ((
(x) & 0x3f000000) >> 24) |
| 4788 #define PHY_BB_TPC_16_PDADC_PAR_CORR_HT40_SET(x) ((
(x) << 24) & 0x3f000000) |
| 4789 |
| 4790 /* macros for BB_tpc_17 */ |
| 4791 #define PHY_BB_TPC_17_ADDRESS
0x0000a3f0 |
| 4792 #define PHY_BB_TPC_17_OFFSET
0x0000a3f0 |
| 4793 #define PHY_BB_TPC_17_ENABLE_PAL_MSB
0 |
| 4794 #define PHY_BB_TPC_17_ENABLE_PAL_LSB
0 |
| 4795 #define PHY_BB_TPC_17_ENABLE_PAL_MASK
0x00000001 |
| 4796 #define PHY_BB_TPC_17_ENABLE_PAL_GET(x) (
((x) & 0x00000001) >> 0) |
| 4797 #define PHY_BB_TPC_17_ENABLE_PAL_SET(x) (
((x) << 0) & 0x00000001) |
| 4798 #define PHY_BB_TPC_17_ENABLE_PAL_CCK_MSB
1 |
| 4799 #define PHY_BB_TPC_17_ENABLE_PAL_CCK_LSB
1 |
| 4800 #define PHY_BB_TPC_17_ENABLE_PAL_CCK_MASK
0x00000002 |
| 4801 #define PHY_BB_TPC_17_ENABLE_PAL_CCK_GET(x) (
((x) & 0x00000002) >> 1) |
| 4802 #define PHY_BB_TPC_17_ENABLE_PAL_CCK_SET(x) (
((x) << 1) & 0x00000002) |
| 4803 #define PHY_BB_TPC_17_ENABLE_PAL_OFDM_20_MSB
2 |
| 4804 #define PHY_BB_TPC_17_ENABLE_PAL_OFDM_20_LSB
2 |
| 4805 #define PHY_BB_TPC_17_ENABLE_PAL_OFDM_20_MASK
0x00000004 |
| 4806 #define PHY_BB_TPC_17_ENABLE_PAL_OFDM_20_GET(x) (
((x) & 0x00000004) >> 2) |
| 4807 #define PHY_BB_TPC_17_ENABLE_PAL_OFDM_20_SET(x) (
((x) << 2) & 0x00000004) |
| 4808 #define PHY_BB_TPC_17_ENABLE_PAL_OFDM_40_MSB
3 |
| 4809 #define PHY_BB_TPC_17_ENABLE_PAL_OFDM_40_LSB
3 |
| 4810 #define PHY_BB_TPC_17_ENABLE_PAL_OFDM_40_MASK
0x00000008 |
| 4811 #define PHY_BB_TPC_17_ENABLE_PAL_OFDM_40_GET(x) (
((x) & 0x00000008) >> 3) |
| 4812 #define PHY_BB_TPC_17_ENABLE_PAL_OFDM_40_SET(x) (
((x) << 3) & 0x00000008) |
| 4813 #define PHY_BB_TPC_17_PAL_POWER_THRESHOLD_MSB
9 |
| 4814 #define PHY_BB_TPC_17_PAL_POWER_THRESHOLD_LSB
4 |
| 4815 #define PHY_BB_TPC_17_PAL_POWER_THRESHOLD_MASK
0x000003f0 |
| 4816 #define PHY_BB_TPC_17_PAL_POWER_THRESHOLD_GET(x) (
((x) & 0x000003f0) >> 4) |
| 4817 #define PHY_BB_TPC_17_PAL_POWER_THRESHOLD_SET(x) (
((x) << 4) & 0x000003f0) |
| 4818 #define PHY_BB_TPC_17_FORCE_PAL_LOCKED_MSB
10 |
| 4819 #define PHY_BB_TPC_17_FORCE_PAL_LOCKED_LSB
10 |
| 4820 #define PHY_BB_TPC_17_FORCE_PAL_LOCKED_MASK
0x00000400 |
| 4821 #define PHY_BB_TPC_17_FORCE_PAL_LOCKED_GET(x) ((
(x) & 0x00000400) >> 10) |
| 4822 #define PHY_BB_TPC_17_FORCE_PAL_LOCKED_SET(x) ((
(x) << 10) & 0x00000400) |
| 4823 #define PHY_BB_TPC_17_INIT_TX_GAIN_SETTING_PAL_ON_MSB
16 |
| 4824 #define PHY_BB_TPC_17_INIT_TX_GAIN_SETTING_PAL_ON_LSB
11 |
| 4825 #define PHY_BB_TPC_17_INIT_TX_GAIN_SETTING_PAL_ON_MASK
0x0001f800 |
| 4826 #define PHY_BB_TPC_17_INIT_TX_GAIN_SETTING_PAL_ON_GET(x) ((
(x) & 0x0001f800) >> 11) |
| 4827 #define PHY_BB_TPC_17_INIT_TX_GAIN_SETTING_PAL_ON_SET(x) ((
(x) << 11) & 0x0001f800) |
| 4828 |
| 4829 /* macros for BB_tpc_18 */ |
| 4830 #define PHY_BB_TPC_18_ADDRESS
0x0000a3f4 |
| 4831 #define PHY_BB_TPC_18_OFFSET
0x0000a3f4 |
| 4832 #define PHY_BB_TPC_18_THERM_CAL_VALUE_MSB
7 |
| 4833 #define PHY_BB_TPC_18_THERM_CAL_VALUE_LSB
0 |
| 4834 #define PHY_BB_TPC_18_THERM_CAL_VALUE_MASK
0x000000ff |
| 4835 #define PHY_BB_TPC_18_THERM_CAL_VALUE_GET(x) (
((x) & 0x000000ff) >> 0) |
| 4836 #define PHY_BB_TPC_18_THERM_CAL_VALUE_SET(x) (
((x) << 0) & 0x000000ff) |
| 4837 #define PHY_BB_TPC_18_VOLT_CAL_VALUE_MSB
15 |
| 4838 #define PHY_BB_TPC_18_VOLT_CAL_VALUE_LSB
8 |
| 4839 #define PHY_BB_TPC_18_VOLT_CAL_VALUE_MASK
0x0000ff00 |
| 4840 #define PHY_BB_TPC_18_VOLT_CAL_VALUE_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 4841 #define PHY_BB_TPC_18_VOLT_CAL_VALUE_SET(x) (
((x) << 8) & 0x0000ff00) |
| 4842 #define PHY_BB_TPC_18_USE_LEGACY_TPC_MSB
16 |
| 4843 #define PHY_BB_TPC_18_USE_LEGACY_TPC_LSB
16 |
| 4844 #define PHY_BB_TPC_18_USE_LEGACY_TPC_MASK
0x00010000 |
| 4845 #define PHY_BB_TPC_18_USE_LEGACY_TPC_GET(x) ((
(x) & 0x00010000) >> 16) |
| 4846 #define PHY_BB_TPC_18_USE_LEGACY_TPC_SET(x) ((
(x) << 16) & 0x00010000) |
| 4847 |
| 4848 /* macros for BB_tpc_19 */ |
| 4849 #define PHY_BB_TPC_19_ADDRESS
0x0000a3f8 |
| 4850 #define PHY_BB_TPC_19_OFFSET
0x0000a3f8 |
| 4851 #define PHY_BB_TPC_19_ALPHA_THERM_MSB
7 |
| 4852 #define PHY_BB_TPC_19_ALPHA_THERM_LSB
0 |
| 4853 #define PHY_BB_TPC_19_ALPHA_THERM_MASK
0x000000ff |
| 4854 #define PHY_BB_TPC_19_ALPHA_THERM_GET(x) (
((x) & 0x000000ff) >> 0) |
| 4855 #define PHY_BB_TPC_19_ALPHA_THERM_SET(x) (
((x) << 0) & 0x000000ff) |
| 4856 #define PHY_BB_TPC_19_ALPHA_THERM_PAL_ON_MSB
15 |
| 4857 #define PHY_BB_TPC_19_ALPHA_THERM_PAL_ON_LSB
8 |
| 4858 #define PHY_BB_TPC_19_ALPHA_THERM_PAL_ON_MASK
0x0000ff00 |
| 4859 #define PHY_BB_TPC_19_ALPHA_THERM_PAL_ON_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 4860 #define PHY_BB_TPC_19_ALPHA_THERM_PAL_ON_SET(x) (
((x) << 8) & 0x0000ff00) |
| 4861 #define PHY_BB_TPC_19_ALPHA_VOLT_MSB
20 |
| 4862 #define PHY_BB_TPC_19_ALPHA_VOLT_LSB
16 |
| 4863 #define PHY_BB_TPC_19_ALPHA_VOLT_MASK
0x001f0000 |
| 4864 #define PHY_BB_TPC_19_ALPHA_VOLT_GET(x) ((
(x) & 0x001f0000) >> 16) |
| 4865 #define PHY_BB_TPC_19_ALPHA_VOLT_SET(x) ((
(x) << 16) & 0x001f0000) |
| 4866 #define PHY_BB_TPC_19_ALPHA_VOLT_PAL_ON_MSB
25 |
| 4867 #define PHY_BB_TPC_19_ALPHA_VOLT_PAL_ON_LSB
21 |
| 4868 #define PHY_BB_TPC_19_ALPHA_VOLT_PAL_ON_MASK
0x03e00000 |
| 4869 #define PHY_BB_TPC_19_ALPHA_VOLT_PAL_ON_GET(x) ((
(x) & 0x03e00000) >> 21) |
| 4870 #define PHY_BB_TPC_19_ALPHA_VOLT_PAL_ON_SET(x) ((
(x) << 21) & 0x03e00000) |
| 4871 |
| 4872 /* macros for BB_tpc_20 */ |
| 4873 #define PHY_BB_TPC_20_ADDRESS
0x0000a3fc |
| 4874 #define PHY_BB_TPC_20_OFFSET
0x0000a3fc |
| 4875 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_0_MSB
0 |
| 4876 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_0_LSB
0 |
| 4877 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_0_MASK
0x00000001 |
| 4878 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_0_GET(x) (
((x) & 0x00000001) >> 0) |
| 4879 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_0_SET(x) (
((x) << 0) & 0x00000001) |
| 4880 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_1_MSB
1 |
| 4881 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_1_LSB
1 |
| 4882 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_1_MASK
0x00000002 |
| 4883 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_1_GET(x) (
((x) & 0x00000002) >> 1) |
| 4884 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_1_SET(x) (
((x) << 1) & 0x00000002) |
| 4885 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_2_MSB
2 |
| 4886 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_2_LSB
2 |
| 4887 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_2_MASK
0x00000004 |
| 4888 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_2_GET(x) (
((x) & 0x00000004) >> 2) |
| 4889 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_2_SET(x) (
((x) << 2) & 0x00000004) |
| 4890 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_3_MSB
3 |
| 4891 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_3_LSB
3 |
| 4892 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_3_MASK
0x00000008 |
| 4893 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_3_GET(x) (
((x) & 0x00000008) >> 3) |
| 4894 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_3_SET(x) (
((x) << 3) & 0x00000008) |
| 4895 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_4_MSB
4 |
| 4896 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_4_LSB
4 |
| 4897 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_4_MASK
0x00000010 |
| 4898 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_4_GET(x) (
((x) & 0x00000010) >> 4) |
| 4899 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_4_SET(x) (
((x) << 4) & 0x00000010) |
| 4900 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_5_MSB
5 |
| 4901 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_5_LSB
5 |
| 4902 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_5_MASK
0x00000020 |
| 4903 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_5_GET(x) (
((x) & 0x00000020) >> 5) |
| 4904 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_5_SET(x) (
((x) << 5) & 0x00000020) |
| 4905 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_6_MSB
6 |
| 4906 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_6_LSB
6 |
| 4907 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_6_MASK
0x00000040 |
| 4908 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_6_GET(x) (
((x) & 0x00000040) >> 6) |
| 4909 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_6_SET(x) (
((x) << 6) & 0x00000040) |
| 4910 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_7_MSB
7 |
| 4911 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_7_LSB
7 |
| 4912 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_7_MASK
0x00000080 |
| 4913 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_7_GET(x) (
((x) & 0x00000080) >> 7) |
| 4914 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_7_SET(x) (
((x) << 7) & 0x00000080) |
| 4915 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_8_MSB
8 |
| 4916 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_8_LSB
8 |
| 4917 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_8_MASK
0x00000100 |
| 4918 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_8_GET(x) (
((x) & 0x00000100) >> 8) |
| 4919 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_8_SET(x) (
((x) << 8) & 0x00000100) |
| 4920 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_9_MSB
9 |
| 4921 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_9_LSB
9 |
| 4922 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_9_MASK
0x00000200 |
| 4923 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_9_GET(x) (
((x) & 0x00000200) >> 9) |
| 4924 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_9_SET(x) (
((x) << 9) & 0x00000200) |
| 4925 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_10_MSB
10 |
| 4926 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_10_LSB
10 |
| 4927 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_10_MASK
0x00000400 |
| 4928 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_10_GET(x) ((
(x) & 0x00000400) >> 10) |
| 4929 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_10_SET(x) ((
(x) << 10) & 0x00000400) |
| 4930 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_11_MSB
11 |
| 4931 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_11_LSB
11 |
| 4932 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_11_MASK
0x00000800 |
| 4933 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_11_GET(x) ((
(x) & 0x00000800) >> 11) |
| 4934 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_11_SET(x) ((
(x) << 11) & 0x00000800) |
| 4935 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_12_MSB
12 |
| 4936 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_12_LSB
12 |
| 4937 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_12_MASK
0x00001000 |
| 4938 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_12_GET(x) ((
(x) & 0x00001000) >> 12) |
| 4939 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_12_SET(x) ((
(x) << 12) & 0x00001000) |
| 4940 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_13_MSB
13 |
| 4941 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_13_LSB
13 |
| 4942 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_13_MASK
0x00002000 |
| 4943 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_13_GET(x) ((
(x) & 0x00002000) >> 13) |
| 4944 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_13_SET(x) ((
(x) << 13) & 0x00002000) |
| 4945 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_14_MSB
14 |
| 4946 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_14_LSB
14 |
| 4947 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_14_MASK
0x00004000 |
| 4948 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_14_GET(x) ((
(x) & 0x00004000) >> 14) |
| 4949 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_14_SET(x) ((
(x) << 14) & 0x00004000) |
| 4950 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_15_MSB
15 |
| 4951 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_15_LSB
15 |
| 4952 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_15_MASK
0x00008000 |
| 4953 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_15_GET(x) ((
(x) & 0x00008000) >> 15) |
| 4954 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_15_SET(x) ((
(x) << 15) & 0x00008000) |
| 4955 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_16_MSB
16 |
| 4956 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_16_LSB
16 |
| 4957 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_16_MASK
0x00010000 |
| 4958 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_16_GET(x) ((
(x) & 0x00010000) >> 16) |
| 4959 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_16_SET(x) ((
(x) << 16) & 0x00010000) |
| 4960 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_17_MSB
17 |
| 4961 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_17_LSB
17 |
| 4962 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_17_MASK
0x00020000 |
| 4963 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_17_GET(x) ((
(x) & 0x00020000) >> 17) |
| 4964 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_17_SET(x) ((
(x) << 17) & 0x00020000) |
| 4965 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_18_MSB
18 |
| 4966 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_18_LSB
18 |
| 4967 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_18_MASK
0x00040000 |
| 4968 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_18_GET(x) ((
(x) & 0x00040000) >> 18) |
| 4969 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_18_SET(x) ((
(x) << 18) & 0x00040000) |
| 4970 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_19_MSB
19 |
| 4971 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_19_LSB
19 |
| 4972 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_19_MASK
0x00080000 |
| 4973 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_19_GET(x) ((
(x) & 0x00080000) >> 19) |
| 4974 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_19_SET(x) ((
(x) << 19) & 0x00080000) |
| 4975 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_20_MSB
20 |
| 4976 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_20_LSB
20 |
| 4977 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_20_MASK
0x00100000 |
| 4978 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_20_GET(x) ((
(x) & 0x00100000) >> 20) |
| 4979 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_20_SET(x) ((
(x) << 20) & 0x00100000) |
| 4980 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_21_MSB
21 |
| 4981 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_21_LSB
21 |
| 4982 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_21_MASK
0x00200000 |
| 4983 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_21_GET(x) ((
(x) & 0x00200000) >> 21) |
| 4984 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_21_SET(x) ((
(x) << 21) & 0x00200000) |
| 4985 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_22_MSB
22 |
| 4986 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_22_LSB
22 |
| 4987 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_22_MASK
0x00400000 |
| 4988 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_22_GET(x) ((
(x) & 0x00400000) >> 22) |
| 4989 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_22_SET(x) ((
(x) << 22) & 0x00400000) |
| 4990 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_23_MSB
23 |
| 4991 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_23_LSB
23 |
| 4992 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_23_MASK
0x00800000 |
| 4993 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_23_GET(x) ((
(x) & 0x00800000) >> 23) |
| 4994 #define PHY_BB_TPC_20_ENABLE_PAL_MCS_23_SET(x) ((
(x) << 23) & 0x00800000) |
| 4995 |
| 4996 /* macros for BB_tx_gain_tab_1 */ |
| 4997 #define PHY_BB_TX_GAIN_TAB_1_ADDRESS
0x0000a400 |
| 4998 #define PHY_BB_TX_GAIN_TAB_1_OFFSET
0x0000a400 |
| 4999 #define PHY_BB_TX_GAIN_TAB_1_TG_TABLE1_MSB
31 |
| 5000 #define PHY_BB_TX_GAIN_TAB_1_TG_TABLE1_LSB
0 |
| 5001 #define PHY_BB_TX_GAIN_TAB_1_TG_TABLE1_MASK
0xffffffff |
| 5002 #define PHY_BB_TX_GAIN_TAB_1_TG_TABLE1_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5003 #define PHY_BB_TX_GAIN_TAB_1_TG_TABLE1_SET(x) (
((x) << 0) & 0xffffffff) |
| 5004 |
| 5005 /* macros for BB_tx_gain_tab_2 */ |
| 5006 #define PHY_BB_TX_GAIN_TAB_2_ADDRESS
0x0000a404 |
| 5007 #define PHY_BB_TX_GAIN_TAB_2_OFFSET
0x0000a404 |
| 5008 #define PHY_BB_TX_GAIN_TAB_2_TG_TABLE2_MSB
31 |
| 5009 #define PHY_BB_TX_GAIN_TAB_2_TG_TABLE2_LSB
0 |
| 5010 #define PHY_BB_TX_GAIN_TAB_2_TG_TABLE2_MASK
0xffffffff |
| 5011 #define PHY_BB_TX_GAIN_TAB_2_TG_TABLE2_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5012 #define PHY_BB_TX_GAIN_TAB_2_TG_TABLE2_SET(x) (
((x) << 0) & 0xffffffff) |
| 5013 |
| 5014 /* macros for BB_tx_gain_tab_3 */ |
| 5015 #define PHY_BB_TX_GAIN_TAB_3_ADDRESS
0x0000a408 |
| 5016 #define PHY_BB_TX_GAIN_TAB_3_OFFSET
0x0000a408 |
| 5017 #define PHY_BB_TX_GAIN_TAB_3_TG_TABLE3_MSB
31 |
| 5018 #define PHY_BB_TX_GAIN_TAB_3_TG_TABLE3_LSB
0 |
| 5019 #define PHY_BB_TX_GAIN_TAB_3_TG_TABLE3_MASK
0xffffffff |
| 5020 #define PHY_BB_TX_GAIN_TAB_3_TG_TABLE3_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5021 #define PHY_BB_TX_GAIN_TAB_3_TG_TABLE3_SET(x) (
((x) << 0) & 0xffffffff) |
| 5022 |
| 5023 /* macros for BB_tx_gain_tab_4 */ |
| 5024 #define PHY_BB_TX_GAIN_TAB_4_ADDRESS
0x0000a40c |
| 5025 #define PHY_BB_TX_GAIN_TAB_4_OFFSET
0x0000a40c |
| 5026 #define PHY_BB_TX_GAIN_TAB_4_TG_TABLE4_MSB
31 |
| 5027 #define PHY_BB_TX_GAIN_TAB_4_TG_TABLE4_LSB
0 |
| 5028 #define PHY_BB_TX_GAIN_TAB_4_TG_TABLE4_MASK
0xffffffff |
| 5029 #define PHY_BB_TX_GAIN_TAB_4_TG_TABLE4_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5030 #define PHY_BB_TX_GAIN_TAB_4_TG_TABLE4_SET(x) (
((x) << 0) & 0xffffffff) |
| 5031 |
| 5032 /* macros for BB_tx_gain_tab_5 */ |
| 5033 #define PHY_BB_TX_GAIN_TAB_5_ADDRESS
0x0000a410 |
| 5034 #define PHY_BB_TX_GAIN_TAB_5_OFFSET
0x0000a410 |
| 5035 #define PHY_BB_TX_GAIN_TAB_5_TG_TABLE5_MSB
31 |
| 5036 #define PHY_BB_TX_GAIN_TAB_5_TG_TABLE5_LSB
0 |
| 5037 #define PHY_BB_TX_GAIN_TAB_5_TG_TABLE5_MASK
0xffffffff |
| 5038 #define PHY_BB_TX_GAIN_TAB_5_TG_TABLE5_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5039 #define PHY_BB_TX_GAIN_TAB_5_TG_TABLE5_SET(x) (
((x) << 0) & 0xffffffff) |
| 5040 |
| 5041 /* macros for BB_tx_gain_tab_6 */ |
| 5042 #define PHY_BB_TX_GAIN_TAB_6_ADDRESS
0x0000a414 |
| 5043 #define PHY_BB_TX_GAIN_TAB_6_OFFSET
0x0000a414 |
| 5044 #define PHY_BB_TX_GAIN_TAB_6_TG_TABLE6_MSB
31 |
| 5045 #define PHY_BB_TX_GAIN_TAB_6_TG_TABLE6_LSB
0 |
| 5046 #define PHY_BB_TX_GAIN_TAB_6_TG_TABLE6_MASK
0xffffffff |
| 5047 #define PHY_BB_TX_GAIN_TAB_6_TG_TABLE6_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5048 #define PHY_BB_TX_GAIN_TAB_6_TG_TABLE6_SET(x) (
((x) << 0) & 0xffffffff) |
| 5049 |
| 5050 /* macros for BB_tx_gain_tab_7 */ |
| 5051 #define PHY_BB_TX_GAIN_TAB_7_ADDRESS
0x0000a418 |
| 5052 #define PHY_BB_TX_GAIN_TAB_7_OFFSET
0x0000a418 |
| 5053 #define PHY_BB_TX_GAIN_TAB_7_TG_TABLE7_MSB
31 |
| 5054 #define PHY_BB_TX_GAIN_TAB_7_TG_TABLE7_LSB
0 |
| 5055 #define PHY_BB_TX_GAIN_TAB_7_TG_TABLE7_MASK
0xffffffff |
| 5056 #define PHY_BB_TX_GAIN_TAB_7_TG_TABLE7_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5057 #define PHY_BB_TX_GAIN_TAB_7_TG_TABLE7_SET(x) (
((x) << 0) & 0xffffffff) |
| 5058 |
| 5059 /* macros for BB_tx_gain_tab_8 */ |
| 5060 #define PHY_BB_TX_GAIN_TAB_8_ADDRESS
0x0000a41c |
| 5061 #define PHY_BB_TX_GAIN_TAB_8_OFFSET
0x0000a41c |
| 5062 #define PHY_BB_TX_GAIN_TAB_8_TG_TABLE8_MSB
31 |
| 5063 #define PHY_BB_TX_GAIN_TAB_8_TG_TABLE8_LSB
0 |
| 5064 #define PHY_BB_TX_GAIN_TAB_8_TG_TABLE8_MASK
0xffffffff |
| 5065 #define PHY_BB_TX_GAIN_TAB_8_TG_TABLE8_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5066 #define PHY_BB_TX_GAIN_TAB_8_TG_TABLE8_SET(x) (
((x) << 0) & 0xffffffff) |
| 5067 |
| 5068 /* macros for BB_tx_gain_tab_9 */ |
| 5069 #define PHY_BB_TX_GAIN_TAB_9_ADDRESS
0x0000a420 |
| 5070 #define PHY_BB_TX_GAIN_TAB_9_OFFSET
0x0000a420 |
| 5071 #define PHY_BB_TX_GAIN_TAB_9_TG_TABLE9_MSB
31 |
| 5072 #define PHY_BB_TX_GAIN_TAB_9_TG_TABLE9_LSB
0 |
| 5073 #define PHY_BB_TX_GAIN_TAB_9_TG_TABLE9_MASK
0xffffffff |
| 5074 #define PHY_BB_TX_GAIN_TAB_9_TG_TABLE9_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5075 #define PHY_BB_TX_GAIN_TAB_9_TG_TABLE9_SET(x) (
((x) << 0) & 0xffffffff) |
| 5076 |
| 5077 /* macros for BB_tx_gain_tab_10 */ |
| 5078 #define PHY_BB_TX_GAIN_TAB_10_ADDRESS
0x0000a424 |
| 5079 #define PHY_BB_TX_GAIN_TAB_10_OFFSET
0x0000a424 |
| 5080 #define PHY_BB_TX_GAIN_TAB_10_TG_TABLE10_MSB
31 |
| 5081 #define PHY_BB_TX_GAIN_TAB_10_TG_TABLE10_LSB
0 |
| 5082 #define PHY_BB_TX_GAIN_TAB_10_TG_TABLE10_MASK
0xffffffff |
| 5083 #define PHY_BB_TX_GAIN_TAB_10_TG_TABLE10_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5084 #define PHY_BB_TX_GAIN_TAB_10_TG_TABLE10_SET(x) (
((x) << 0) & 0xffffffff) |
| 5085 |
| 5086 /* macros for BB_tx_gain_tab_11 */ |
| 5087 #define PHY_BB_TX_GAIN_TAB_11_ADDRESS
0x0000a428 |
| 5088 #define PHY_BB_TX_GAIN_TAB_11_OFFSET
0x0000a428 |
| 5089 #define PHY_BB_TX_GAIN_TAB_11_TG_TABLE11_MSB
31 |
| 5090 #define PHY_BB_TX_GAIN_TAB_11_TG_TABLE11_LSB
0 |
| 5091 #define PHY_BB_TX_GAIN_TAB_11_TG_TABLE11_MASK
0xffffffff |
| 5092 #define PHY_BB_TX_GAIN_TAB_11_TG_TABLE11_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5093 #define PHY_BB_TX_GAIN_TAB_11_TG_TABLE11_SET(x) (
((x) << 0) & 0xffffffff) |
| 5094 |
| 5095 /* macros for BB_tx_gain_tab_12 */ |
| 5096 #define PHY_BB_TX_GAIN_TAB_12_ADDRESS
0x0000a42c |
| 5097 #define PHY_BB_TX_GAIN_TAB_12_OFFSET
0x0000a42c |
| 5098 #define PHY_BB_TX_GAIN_TAB_12_TG_TABLE12_MSB
31 |
| 5099 #define PHY_BB_TX_GAIN_TAB_12_TG_TABLE12_LSB
0 |
| 5100 #define PHY_BB_TX_GAIN_TAB_12_TG_TABLE12_MASK
0xffffffff |
| 5101 #define PHY_BB_TX_GAIN_TAB_12_TG_TABLE12_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5102 #define PHY_BB_TX_GAIN_TAB_12_TG_TABLE12_SET(x) (
((x) << 0) & 0xffffffff) |
| 5103 |
| 5104 /* macros for BB_tx_gain_tab_13 */ |
| 5105 #define PHY_BB_TX_GAIN_TAB_13_ADDRESS
0x0000a430 |
| 5106 #define PHY_BB_TX_GAIN_TAB_13_OFFSET
0x0000a430 |
| 5107 #define PHY_BB_TX_GAIN_TAB_13_TG_TABLE13_MSB
31 |
| 5108 #define PHY_BB_TX_GAIN_TAB_13_TG_TABLE13_LSB
0 |
| 5109 #define PHY_BB_TX_GAIN_TAB_13_TG_TABLE13_MASK
0xffffffff |
| 5110 #define PHY_BB_TX_GAIN_TAB_13_TG_TABLE13_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5111 #define PHY_BB_TX_GAIN_TAB_13_TG_TABLE13_SET(x) (
((x) << 0) & 0xffffffff) |
| 5112 |
| 5113 /* macros for BB_tx_gain_tab_14 */ |
| 5114 #define PHY_BB_TX_GAIN_TAB_14_ADDRESS
0x0000a434 |
| 5115 #define PHY_BB_TX_GAIN_TAB_14_OFFSET
0x0000a434 |
| 5116 #define PHY_BB_TX_GAIN_TAB_14_TG_TABLE14_MSB
31 |
| 5117 #define PHY_BB_TX_GAIN_TAB_14_TG_TABLE14_LSB
0 |
| 5118 #define PHY_BB_TX_GAIN_TAB_14_TG_TABLE14_MASK
0xffffffff |
| 5119 #define PHY_BB_TX_GAIN_TAB_14_TG_TABLE14_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5120 #define PHY_BB_TX_GAIN_TAB_14_TG_TABLE14_SET(x) (
((x) << 0) & 0xffffffff) |
| 5121 |
| 5122 /* macros for BB_tx_gain_tab_15 */ |
| 5123 #define PHY_BB_TX_GAIN_TAB_15_ADDRESS
0x0000a438 |
| 5124 #define PHY_BB_TX_GAIN_TAB_15_OFFSET
0x0000a438 |
| 5125 #define PHY_BB_TX_GAIN_TAB_15_TG_TABLE15_MSB
31 |
| 5126 #define PHY_BB_TX_GAIN_TAB_15_TG_TABLE15_LSB
0 |
| 5127 #define PHY_BB_TX_GAIN_TAB_15_TG_TABLE15_MASK
0xffffffff |
| 5128 #define PHY_BB_TX_GAIN_TAB_15_TG_TABLE15_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5129 #define PHY_BB_TX_GAIN_TAB_15_TG_TABLE15_SET(x) (
((x) << 0) & 0xffffffff) |
| 5130 |
| 5131 /* macros for BB_tx_gain_tab_16 */ |
| 5132 #define PHY_BB_TX_GAIN_TAB_16_ADDRESS
0x0000a43c |
| 5133 #define PHY_BB_TX_GAIN_TAB_16_OFFSET
0x0000a43c |
| 5134 #define PHY_BB_TX_GAIN_TAB_16_TG_TABLE16_MSB
31 |
| 5135 #define PHY_BB_TX_GAIN_TAB_16_TG_TABLE16_LSB
0 |
| 5136 #define PHY_BB_TX_GAIN_TAB_16_TG_TABLE16_MASK
0xffffffff |
| 5137 #define PHY_BB_TX_GAIN_TAB_16_TG_TABLE16_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5138 #define PHY_BB_TX_GAIN_TAB_16_TG_TABLE16_SET(x) (
((x) << 0) & 0xffffffff) |
| 5139 |
| 5140 /* macros for BB_tx_gain_tab_17 */ |
| 5141 #define PHY_BB_TX_GAIN_TAB_17_ADDRESS
0x0000a440 |
| 5142 #define PHY_BB_TX_GAIN_TAB_17_OFFSET
0x0000a440 |
| 5143 #define PHY_BB_TX_GAIN_TAB_17_TG_TABLE17_MSB
31 |
| 5144 #define PHY_BB_TX_GAIN_TAB_17_TG_TABLE17_LSB
0 |
| 5145 #define PHY_BB_TX_GAIN_TAB_17_TG_TABLE17_MASK
0xffffffff |
| 5146 #define PHY_BB_TX_GAIN_TAB_17_TG_TABLE17_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5147 #define PHY_BB_TX_GAIN_TAB_17_TG_TABLE17_SET(x) (
((x) << 0) & 0xffffffff) |
| 5148 |
| 5149 /* macros for BB_tx_gain_tab_18 */ |
| 5150 #define PHY_BB_TX_GAIN_TAB_18_ADDRESS
0x0000a444 |
| 5151 #define PHY_BB_TX_GAIN_TAB_18_OFFSET
0x0000a444 |
| 5152 #define PHY_BB_TX_GAIN_TAB_18_TG_TABLE18_MSB
31 |
| 5153 #define PHY_BB_TX_GAIN_TAB_18_TG_TABLE18_LSB
0 |
| 5154 #define PHY_BB_TX_GAIN_TAB_18_TG_TABLE18_MASK
0xffffffff |
| 5155 #define PHY_BB_TX_GAIN_TAB_18_TG_TABLE18_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5156 #define PHY_BB_TX_GAIN_TAB_18_TG_TABLE18_SET(x) (
((x) << 0) & 0xffffffff) |
| 5157 |
| 5158 /* macros for BB_tx_gain_tab_19 */ |
| 5159 #define PHY_BB_TX_GAIN_TAB_19_ADDRESS
0x0000a448 |
| 5160 #define PHY_BB_TX_GAIN_TAB_19_OFFSET
0x0000a448 |
| 5161 #define PHY_BB_TX_GAIN_TAB_19_TG_TABLE19_MSB
31 |
| 5162 #define PHY_BB_TX_GAIN_TAB_19_TG_TABLE19_LSB
0 |
| 5163 #define PHY_BB_TX_GAIN_TAB_19_TG_TABLE19_MASK
0xffffffff |
| 5164 #define PHY_BB_TX_GAIN_TAB_19_TG_TABLE19_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5165 #define PHY_BB_TX_GAIN_TAB_19_TG_TABLE19_SET(x) (
((x) << 0) & 0xffffffff) |
| 5166 |
| 5167 /* macros for BB_tx_gain_tab_20 */ |
| 5168 #define PHY_BB_TX_GAIN_TAB_20_ADDRESS
0x0000a44c |
| 5169 #define PHY_BB_TX_GAIN_TAB_20_OFFSET
0x0000a44c |
| 5170 #define PHY_BB_TX_GAIN_TAB_20_TG_TABLE20_MSB
31 |
| 5171 #define PHY_BB_TX_GAIN_TAB_20_TG_TABLE20_LSB
0 |
| 5172 #define PHY_BB_TX_GAIN_TAB_20_TG_TABLE20_MASK
0xffffffff |
| 5173 #define PHY_BB_TX_GAIN_TAB_20_TG_TABLE20_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5174 #define PHY_BB_TX_GAIN_TAB_20_TG_TABLE20_SET(x) (
((x) << 0) & 0xffffffff) |
| 5175 |
| 5176 /* macros for BB_tx_gain_tab_21 */ |
| 5177 #define PHY_BB_TX_GAIN_TAB_21_ADDRESS
0x0000a450 |
| 5178 #define PHY_BB_TX_GAIN_TAB_21_OFFSET
0x0000a450 |
| 5179 #define PHY_BB_TX_GAIN_TAB_21_TG_TABLE21_MSB
31 |
| 5180 #define PHY_BB_TX_GAIN_TAB_21_TG_TABLE21_LSB
0 |
| 5181 #define PHY_BB_TX_GAIN_TAB_21_TG_TABLE21_MASK
0xffffffff |
| 5182 #define PHY_BB_TX_GAIN_TAB_21_TG_TABLE21_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5183 #define PHY_BB_TX_GAIN_TAB_21_TG_TABLE21_SET(x) (
((x) << 0) & 0xffffffff) |
| 5184 |
| 5185 /* macros for BB_tx_gain_tab_22 */ |
| 5186 #define PHY_BB_TX_GAIN_TAB_22_ADDRESS
0x0000a454 |
| 5187 #define PHY_BB_TX_GAIN_TAB_22_OFFSET
0x0000a454 |
| 5188 #define PHY_BB_TX_GAIN_TAB_22_TG_TABLE22_MSB
31 |
| 5189 #define PHY_BB_TX_GAIN_TAB_22_TG_TABLE22_LSB
0 |
| 5190 #define PHY_BB_TX_GAIN_TAB_22_TG_TABLE22_MASK
0xffffffff |
| 5191 #define PHY_BB_TX_GAIN_TAB_22_TG_TABLE22_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5192 #define PHY_BB_TX_GAIN_TAB_22_TG_TABLE22_SET(x) (
((x) << 0) & 0xffffffff) |
| 5193 |
| 5194 /* macros for BB_tx_gain_tab_23 */ |
| 5195 #define PHY_BB_TX_GAIN_TAB_23_ADDRESS
0x0000a458 |
| 5196 #define PHY_BB_TX_GAIN_TAB_23_OFFSET
0x0000a458 |
| 5197 #define PHY_BB_TX_GAIN_TAB_23_TG_TABLE23_MSB
31 |
| 5198 #define PHY_BB_TX_GAIN_TAB_23_TG_TABLE23_LSB
0 |
| 5199 #define PHY_BB_TX_GAIN_TAB_23_TG_TABLE23_MASK
0xffffffff |
| 5200 #define PHY_BB_TX_GAIN_TAB_23_TG_TABLE23_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5201 #define PHY_BB_TX_GAIN_TAB_23_TG_TABLE23_SET(x) (
((x) << 0) & 0xffffffff) |
| 5202 |
| 5203 /* macros for BB_tx_gain_tab_24 */ |
| 5204 #define PHY_BB_TX_GAIN_TAB_24_ADDRESS
0x0000a45c |
| 5205 #define PHY_BB_TX_GAIN_TAB_24_OFFSET
0x0000a45c |
| 5206 #define PHY_BB_TX_GAIN_TAB_24_TG_TABLE24_MSB
31 |
| 5207 #define PHY_BB_TX_GAIN_TAB_24_TG_TABLE24_LSB
0 |
| 5208 #define PHY_BB_TX_GAIN_TAB_24_TG_TABLE24_MASK
0xffffffff |
| 5209 #define PHY_BB_TX_GAIN_TAB_24_TG_TABLE24_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5210 #define PHY_BB_TX_GAIN_TAB_24_TG_TABLE24_SET(x) (
((x) << 0) & 0xffffffff) |
| 5211 |
| 5212 /* macros for BB_tx_gain_tab_25 */ |
| 5213 #define PHY_BB_TX_GAIN_TAB_25_ADDRESS
0x0000a460 |
| 5214 #define PHY_BB_TX_GAIN_TAB_25_OFFSET
0x0000a460 |
| 5215 #define PHY_BB_TX_GAIN_TAB_25_TG_TABLE25_MSB
31 |
| 5216 #define PHY_BB_TX_GAIN_TAB_25_TG_TABLE25_LSB
0 |
| 5217 #define PHY_BB_TX_GAIN_TAB_25_TG_TABLE25_MASK
0xffffffff |
| 5218 #define PHY_BB_TX_GAIN_TAB_25_TG_TABLE25_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5219 #define PHY_BB_TX_GAIN_TAB_25_TG_TABLE25_SET(x) (
((x) << 0) & 0xffffffff) |
| 5220 |
| 5221 /* macros for BB_tx_gain_tab_26 */ |
| 5222 #define PHY_BB_TX_GAIN_TAB_26_ADDRESS
0x0000a464 |
| 5223 #define PHY_BB_TX_GAIN_TAB_26_OFFSET
0x0000a464 |
| 5224 #define PHY_BB_TX_GAIN_TAB_26_TG_TABLE26_MSB
31 |
| 5225 #define PHY_BB_TX_GAIN_TAB_26_TG_TABLE26_LSB
0 |
| 5226 #define PHY_BB_TX_GAIN_TAB_26_TG_TABLE26_MASK
0xffffffff |
| 5227 #define PHY_BB_TX_GAIN_TAB_26_TG_TABLE26_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5228 #define PHY_BB_TX_GAIN_TAB_26_TG_TABLE26_SET(x) (
((x) << 0) & 0xffffffff) |
| 5229 |
| 5230 /* macros for BB_tx_gain_tab_27 */ |
| 5231 #define PHY_BB_TX_GAIN_TAB_27_ADDRESS
0x0000a468 |
| 5232 #define PHY_BB_TX_GAIN_TAB_27_OFFSET
0x0000a468 |
| 5233 #define PHY_BB_TX_GAIN_TAB_27_TG_TABLE27_MSB
31 |
| 5234 #define PHY_BB_TX_GAIN_TAB_27_TG_TABLE27_LSB
0 |
| 5235 #define PHY_BB_TX_GAIN_TAB_27_TG_TABLE27_MASK
0xffffffff |
| 5236 #define PHY_BB_TX_GAIN_TAB_27_TG_TABLE27_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5237 #define PHY_BB_TX_GAIN_TAB_27_TG_TABLE27_SET(x) (
((x) << 0) & 0xffffffff) |
| 5238 |
| 5239 /* macros for BB_tx_gain_tab_28 */ |
| 5240 #define PHY_BB_TX_GAIN_TAB_28_ADDRESS
0x0000a46c |
| 5241 #define PHY_BB_TX_GAIN_TAB_28_OFFSET
0x0000a46c |
| 5242 #define PHY_BB_TX_GAIN_TAB_28_TG_TABLE28_MSB
31 |
| 5243 #define PHY_BB_TX_GAIN_TAB_28_TG_TABLE28_LSB
0 |
| 5244 #define PHY_BB_TX_GAIN_TAB_28_TG_TABLE28_MASK
0xffffffff |
| 5245 #define PHY_BB_TX_GAIN_TAB_28_TG_TABLE28_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5246 #define PHY_BB_TX_GAIN_TAB_28_TG_TABLE28_SET(x) (
((x) << 0) & 0xffffffff) |
| 5247 |
| 5248 /* macros for BB_tx_gain_tab_29 */ |
| 5249 #define PHY_BB_TX_GAIN_TAB_29_ADDRESS
0x0000a470 |
| 5250 #define PHY_BB_TX_GAIN_TAB_29_OFFSET
0x0000a470 |
| 5251 #define PHY_BB_TX_GAIN_TAB_29_TG_TABLE29_MSB
31 |
| 5252 #define PHY_BB_TX_GAIN_TAB_29_TG_TABLE29_LSB
0 |
| 5253 #define PHY_BB_TX_GAIN_TAB_29_TG_TABLE29_MASK
0xffffffff |
| 5254 #define PHY_BB_TX_GAIN_TAB_29_TG_TABLE29_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5255 #define PHY_BB_TX_GAIN_TAB_29_TG_TABLE29_SET(x) (
((x) << 0) & 0xffffffff) |
| 5256 |
| 5257 /* macros for BB_tx_gain_tab_30 */ |
| 5258 #define PHY_BB_TX_GAIN_TAB_30_ADDRESS
0x0000a474 |
| 5259 #define PHY_BB_TX_GAIN_TAB_30_OFFSET
0x0000a474 |
| 5260 #define PHY_BB_TX_GAIN_TAB_30_TG_TABLE30_MSB
31 |
| 5261 #define PHY_BB_TX_GAIN_TAB_30_TG_TABLE30_LSB
0 |
| 5262 #define PHY_BB_TX_GAIN_TAB_30_TG_TABLE30_MASK
0xffffffff |
| 5263 #define PHY_BB_TX_GAIN_TAB_30_TG_TABLE30_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5264 #define PHY_BB_TX_GAIN_TAB_30_TG_TABLE30_SET(x) (
((x) << 0) & 0xffffffff) |
| 5265 |
| 5266 /* macros for BB_tx_gain_tab_31 */ |
| 5267 #define PHY_BB_TX_GAIN_TAB_31_ADDRESS
0x0000a478 |
| 5268 #define PHY_BB_TX_GAIN_TAB_31_OFFSET
0x0000a478 |
| 5269 #define PHY_BB_TX_GAIN_TAB_31_TG_TABLE31_MSB
31 |
| 5270 #define PHY_BB_TX_GAIN_TAB_31_TG_TABLE31_LSB
0 |
| 5271 #define PHY_BB_TX_GAIN_TAB_31_TG_TABLE31_MASK
0xffffffff |
| 5272 #define PHY_BB_TX_GAIN_TAB_31_TG_TABLE31_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5273 #define PHY_BB_TX_GAIN_TAB_31_TG_TABLE31_SET(x) (
((x) << 0) & 0xffffffff) |
| 5274 |
| 5275 /* macros for BB_tx_gain_tab_32 */ |
| 5276 #define PHY_BB_TX_GAIN_TAB_32_ADDRESS
0x0000a47c |
| 5277 #define PHY_BB_TX_GAIN_TAB_32_OFFSET
0x0000a47c |
| 5278 #define PHY_BB_TX_GAIN_TAB_32_TG_TABLE32_MSB
31 |
| 5279 #define PHY_BB_TX_GAIN_TAB_32_TG_TABLE32_LSB
0 |
| 5280 #define PHY_BB_TX_GAIN_TAB_32_TG_TABLE32_MASK
0xffffffff |
| 5281 #define PHY_BB_TX_GAIN_TAB_32_TG_TABLE32_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5282 #define PHY_BB_TX_GAIN_TAB_32_TG_TABLE32_SET(x) (
((x) << 0) & 0xffffffff) |
| 5283 |
| 5284 /* macros for BB_tx_gain_tab_pal_1 */ |
| 5285 #define PHY_BB_TX_GAIN_TAB_PAL_1_ADDRESS
0x0000a480 |
| 5286 #define PHY_BB_TX_GAIN_TAB_PAL_1_OFFSET
0x0000a480 |
| 5287 #define PHY_BB_TX_GAIN_TAB_PAL_1_TG_TABLE1_PAL_ON_MSB
31 |
| 5288 #define PHY_BB_TX_GAIN_TAB_PAL_1_TG_TABLE1_PAL_ON_LSB
0 |
| 5289 #define PHY_BB_TX_GAIN_TAB_PAL_1_TG_TABLE1_PAL_ON_MASK
0xffffffff |
| 5290 #define PHY_BB_TX_GAIN_TAB_PAL_1_TG_TABLE1_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5291 #define PHY_BB_TX_GAIN_TAB_PAL_1_TG_TABLE1_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5292 |
| 5293 /* macros for BB_tx_gain_tab_pal_2 */ |
| 5294 #define PHY_BB_TX_GAIN_TAB_PAL_2_ADDRESS
0x0000a484 |
| 5295 #define PHY_BB_TX_GAIN_TAB_PAL_2_OFFSET
0x0000a484 |
| 5296 #define PHY_BB_TX_GAIN_TAB_PAL_2_TG_TABLE2_PAL_ON_MSB
31 |
| 5297 #define PHY_BB_TX_GAIN_TAB_PAL_2_TG_TABLE2_PAL_ON_LSB
0 |
| 5298 #define PHY_BB_TX_GAIN_TAB_PAL_2_TG_TABLE2_PAL_ON_MASK
0xffffffff |
| 5299 #define PHY_BB_TX_GAIN_TAB_PAL_2_TG_TABLE2_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5300 #define PHY_BB_TX_GAIN_TAB_PAL_2_TG_TABLE2_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5301 |
| 5302 /* macros for BB_tx_gain_tab_pal_3 */ |
| 5303 #define PHY_BB_TX_GAIN_TAB_PAL_3_ADDRESS
0x0000a488 |
| 5304 #define PHY_BB_TX_GAIN_TAB_PAL_3_OFFSET
0x0000a488 |
| 5305 #define PHY_BB_TX_GAIN_TAB_PAL_3_TG_TABLE3_PAL_ON_MSB
31 |
| 5306 #define PHY_BB_TX_GAIN_TAB_PAL_3_TG_TABLE3_PAL_ON_LSB
0 |
| 5307 #define PHY_BB_TX_GAIN_TAB_PAL_3_TG_TABLE3_PAL_ON_MASK
0xffffffff |
| 5308 #define PHY_BB_TX_GAIN_TAB_PAL_3_TG_TABLE3_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5309 #define PHY_BB_TX_GAIN_TAB_PAL_3_TG_TABLE3_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5310 |
| 5311 /* macros for BB_tx_gain_tab_pal_4 */ |
| 5312 #define PHY_BB_TX_GAIN_TAB_PAL_4_ADDRESS
0x0000a48c |
| 5313 #define PHY_BB_TX_GAIN_TAB_PAL_4_OFFSET
0x0000a48c |
| 5314 #define PHY_BB_TX_GAIN_TAB_PAL_4_TG_TABLE4_PAL_ON_MSB
31 |
| 5315 #define PHY_BB_TX_GAIN_TAB_PAL_4_TG_TABLE4_PAL_ON_LSB
0 |
| 5316 #define PHY_BB_TX_GAIN_TAB_PAL_4_TG_TABLE4_PAL_ON_MASK
0xffffffff |
| 5317 #define PHY_BB_TX_GAIN_TAB_PAL_4_TG_TABLE4_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5318 #define PHY_BB_TX_GAIN_TAB_PAL_4_TG_TABLE4_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5319 |
| 5320 /* macros for BB_tx_gain_tab_pal_5 */ |
| 5321 #define PHY_BB_TX_GAIN_TAB_PAL_5_ADDRESS
0x0000a490 |
| 5322 #define PHY_BB_TX_GAIN_TAB_PAL_5_OFFSET
0x0000a490 |
| 5323 #define PHY_BB_TX_GAIN_TAB_PAL_5_TG_TABLE5_PAL_ON_MSB
31 |
| 5324 #define PHY_BB_TX_GAIN_TAB_PAL_5_TG_TABLE5_PAL_ON_LSB
0 |
| 5325 #define PHY_BB_TX_GAIN_TAB_PAL_5_TG_TABLE5_PAL_ON_MASK
0xffffffff |
| 5326 #define PHY_BB_TX_GAIN_TAB_PAL_5_TG_TABLE5_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5327 #define PHY_BB_TX_GAIN_TAB_PAL_5_TG_TABLE5_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5328 |
| 5329 /* macros for BB_tx_gain_tab_pal_6 */ |
| 5330 #define PHY_BB_TX_GAIN_TAB_PAL_6_ADDRESS
0x0000a494 |
| 5331 #define PHY_BB_TX_GAIN_TAB_PAL_6_OFFSET
0x0000a494 |
| 5332 #define PHY_BB_TX_GAIN_TAB_PAL_6_TG_TABLE6_PAL_ON_MSB
31 |
| 5333 #define PHY_BB_TX_GAIN_TAB_PAL_6_TG_TABLE6_PAL_ON_LSB
0 |
| 5334 #define PHY_BB_TX_GAIN_TAB_PAL_6_TG_TABLE6_PAL_ON_MASK
0xffffffff |
| 5335 #define PHY_BB_TX_GAIN_TAB_PAL_6_TG_TABLE6_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5336 #define PHY_BB_TX_GAIN_TAB_PAL_6_TG_TABLE6_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5337 |
| 5338 /* macros for BB_tx_gain_tab_pal_7 */ |
| 5339 #define PHY_BB_TX_GAIN_TAB_PAL_7_ADDRESS
0x0000a498 |
| 5340 #define PHY_BB_TX_GAIN_TAB_PAL_7_OFFSET
0x0000a498 |
| 5341 #define PHY_BB_TX_GAIN_TAB_PAL_7_TG_TABLE7_PAL_ON_MSB
31 |
| 5342 #define PHY_BB_TX_GAIN_TAB_PAL_7_TG_TABLE7_PAL_ON_LSB
0 |
| 5343 #define PHY_BB_TX_GAIN_TAB_PAL_7_TG_TABLE7_PAL_ON_MASK
0xffffffff |
| 5344 #define PHY_BB_TX_GAIN_TAB_PAL_7_TG_TABLE7_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5345 #define PHY_BB_TX_GAIN_TAB_PAL_7_TG_TABLE7_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5346 |
| 5347 /* macros for BB_tx_gain_tab_pal_8 */ |
| 5348 #define PHY_BB_TX_GAIN_TAB_PAL_8_ADDRESS
0x0000a49c |
| 5349 #define PHY_BB_TX_GAIN_TAB_PAL_8_OFFSET
0x0000a49c |
| 5350 #define PHY_BB_TX_GAIN_TAB_PAL_8_TG_TABLE8_PAL_ON_MSB
31 |
| 5351 #define PHY_BB_TX_GAIN_TAB_PAL_8_TG_TABLE8_PAL_ON_LSB
0 |
| 5352 #define PHY_BB_TX_GAIN_TAB_PAL_8_TG_TABLE8_PAL_ON_MASK
0xffffffff |
| 5353 #define PHY_BB_TX_GAIN_TAB_PAL_8_TG_TABLE8_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5354 #define PHY_BB_TX_GAIN_TAB_PAL_8_TG_TABLE8_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5355 |
| 5356 /* macros for BB_tx_gain_tab_pal_9 */ |
| 5357 #define PHY_BB_TX_GAIN_TAB_PAL_9_ADDRESS
0x0000a4a0 |
| 5358 #define PHY_BB_TX_GAIN_TAB_PAL_9_OFFSET
0x0000a4a0 |
| 5359 #define PHY_BB_TX_GAIN_TAB_PAL_9_TG_TABLE9_PAL_ON_MSB
31 |
| 5360 #define PHY_BB_TX_GAIN_TAB_PAL_9_TG_TABLE9_PAL_ON_LSB
0 |
| 5361 #define PHY_BB_TX_GAIN_TAB_PAL_9_TG_TABLE9_PAL_ON_MASK
0xffffffff |
| 5362 #define PHY_BB_TX_GAIN_TAB_PAL_9_TG_TABLE9_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5363 #define PHY_BB_TX_GAIN_TAB_PAL_9_TG_TABLE9_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5364 |
| 5365 /* macros for BB_tx_gain_tab_pal_10 */ |
| 5366 #define PHY_BB_TX_GAIN_TAB_PAL_10_ADDRESS
0x0000a4a4 |
| 5367 #define PHY_BB_TX_GAIN_TAB_PAL_10_OFFSET
0x0000a4a4 |
| 5368 #define PHY_BB_TX_GAIN_TAB_PAL_10_TG_TABLE10_PAL_ON_MSB
31 |
| 5369 #define PHY_BB_TX_GAIN_TAB_PAL_10_TG_TABLE10_PAL_ON_LSB
0 |
| 5370 #define PHY_BB_TX_GAIN_TAB_PAL_10_TG_TABLE10_PAL_ON_MASK
0xffffffff |
| 5371 #define PHY_BB_TX_GAIN_TAB_PAL_10_TG_TABLE10_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5372 #define PHY_BB_TX_GAIN_TAB_PAL_10_TG_TABLE10_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5373 |
| 5374 /* macros for BB_tx_gain_tab_pal_11 */ |
| 5375 #define PHY_BB_TX_GAIN_TAB_PAL_11_ADDRESS
0x0000a4a8 |
| 5376 #define PHY_BB_TX_GAIN_TAB_PAL_11_OFFSET
0x0000a4a8 |
| 5377 #define PHY_BB_TX_GAIN_TAB_PAL_11_TG_TABLE11_PAL_ON_MSB
31 |
| 5378 #define PHY_BB_TX_GAIN_TAB_PAL_11_TG_TABLE11_PAL_ON_LSB
0 |
| 5379 #define PHY_BB_TX_GAIN_TAB_PAL_11_TG_TABLE11_PAL_ON_MASK
0xffffffff |
| 5380 #define PHY_BB_TX_GAIN_TAB_PAL_11_TG_TABLE11_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5381 #define PHY_BB_TX_GAIN_TAB_PAL_11_TG_TABLE11_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5382 |
| 5383 /* macros for BB_tx_gain_tab_pal_12 */ |
| 5384 #define PHY_BB_TX_GAIN_TAB_PAL_12_ADDRESS
0x0000a4ac |
| 5385 #define PHY_BB_TX_GAIN_TAB_PAL_12_OFFSET
0x0000a4ac |
| 5386 #define PHY_BB_TX_GAIN_TAB_PAL_12_TG_TABLE12_PAL_ON_MSB
31 |
| 5387 #define PHY_BB_TX_GAIN_TAB_PAL_12_TG_TABLE12_PAL_ON_LSB
0 |
| 5388 #define PHY_BB_TX_GAIN_TAB_PAL_12_TG_TABLE12_PAL_ON_MASK
0xffffffff |
| 5389 #define PHY_BB_TX_GAIN_TAB_PAL_12_TG_TABLE12_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5390 #define PHY_BB_TX_GAIN_TAB_PAL_12_TG_TABLE12_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5391 |
| 5392 /* macros for BB_tx_gain_tab_pal_13 */ |
| 5393 #define PHY_BB_TX_GAIN_TAB_PAL_13_ADDRESS
0x0000a4b0 |
| 5394 #define PHY_BB_TX_GAIN_TAB_PAL_13_OFFSET
0x0000a4b0 |
| 5395 #define PHY_BB_TX_GAIN_TAB_PAL_13_TG_TABLE13_PAL_ON_MSB
31 |
| 5396 #define PHY_BB_TX_GAIN_TAB_PAL_13_TG_TABLE13_PAL_ON_LSB
0 |
| 5397 #define PHY_BB_TX_GAIN_TAB_PAL_13_TG_TABLE13_PAL_ON_MASK
0xffffffff |
| 5398 #define PHY_BB_TX_GAIN_TAB_PAL_13_TG_TABLE13_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5399 #define PHY_BB_TX_GAIN_TAB_PAL_13_TG_TABLE13_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5400 |
| 5401 /* macros for BB_tx_gain_tab_pal_14 */ |
| 5402 #define PHY_BB_TX_GAIN_TAB_PAL_14_ADDRESS
0x0000a4b4 |
| 5403 #define PHY_BB_TX_GAIN_TAB_PAL_14_OFFSET
0x0000a4b4 |
| 5404 #define PHY_BB_TX_GAIN_TAB_PAL_14_TG_TABLE14_PAL_ON_MSB
31 |
| 5405 #define PHY_BB_TX_GAIN_TAB_PAL_14_TG_TABLE14_PAL_ON_LSB
0 |
| 5406 #define PHY_BB_TX_GAIN_TAB_PAL_14_TG_TABLE14_PAL_ON_MASK
0xffffffff |
| 5407 #define PHY_BB_TX_GAIN_TAB_PAL_14_TG_TABLE14_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5408 #define PHY_BB_TX_GAIN_TAB_PAL_14_TG_TABLE14_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5409 |
| 5410 /* macros for BB_tx_gain_tab_pal_15 */ |
| 5411 #define PHY_BB_TX_GAIN_TAB_PAL_15_ADDRESS
0x0000a4b8 |
| 5412 #define PHY_BB_TX_GAIN_TAB_PAL_15_OFFSET
0x0000a4b8 |
| 5413 #define PHY_BB_TX_GAIN_TAB_PAL_15_TG_TABLE15_PAL_ON_MSB
31 |
| 5414 #define PHY_BB_TX_GAIN_TAB_PAL_15_TG_TABLE15_PAL_ON_LSB
0 |
| 5415 #define PHY_BB_TX_GAIN_TAB_PAL_15_TG_TABLE15_PAL_ON_MASK
0xffffffff |
| 5416 #define PHY_BB_TX_GAIN_TAB_PAL_15_TG_TABLE15_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5417 #define PHY_BB_TX_GAIN_TAB_PAL_15_TG_TABLE15_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5418 |
| 5419 /* macros for BB_tx_gain_tab_pal_16 */ |
| 5420 #define PHY_BB_TX_GAIN_TAB_PAL_16_ADDRESS
0x0000a4bc |
| 5421 #define PHY_BB_TX_GAIN_TAB_PAL_16_OFFSET
0x0000a4bc |
| 5422 #define PHY_BB_TX_GAIN_TAB_PAL_16_TG_TABLE16_PAL_ON_MSB
31 |
| 5423 #define PHY_BB_TX_GAIN_TAB_PAL_16_TG_TABLE16_PAL_ON_LSB
0 |
| 5424 #define PHY_BB_TX_GAIN_TAB_PAL_16_TG_TABLE16_PAL_ON_MASK
0xffffffff |
| 5425 #define PHY_BB_TX_GAIN_TAB_PAL_16_TG_TABLE16_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5426 #define PHY_BB_TX_GAIN_TAB_PAL_16_TG_TABLE16_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5427 |
| 5428 /* macros for BB_tx_gain_tab_pal_17 */ |
| 5429 #define PHY_BB_TX_GAIN_TAB_PAL_17_ADDRESS
0x0000a4c0 |
| 5430 #define PHY_BB_TX_GAIN_TAB_PAL_17_OFFSET
0x0000a4c0 |
| 5431 #define PHY_BB_TX_GAIN_TAB_PAL_17_TG_TABLE17_PAL_ON_MSB
31 |
| 5432 #define PHY_BB_TX_GAIN_TAB_PAL_17_TG_TABLE17_PAL_ON_LSB
0 |
| 5433 #define PHY_BB_TX_GAIN_TAB_PAL_17_TG_TABLE17_PAL_ON_MASK
0xffffffff |
| 5434 #define PHY_BB_TX_GAIN_TAB_PAL_17_TG_TABLE17_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5435 #define PHY_BB_TX_GAIN_TAB_PAL_17_TG_TABLE17_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5436 |
| 5437 /* macros for BB_tx_gain_tab_pal_18 */ |
| 5438 #define PHY_BB_TX_GAIN_TAB_PAL_18_ADDRESS
0x0000a4c4 |
| 5439 #define PHY_BB_TX_GAIN_TAB_PAL_18_OFFSET
0x0000a4c4 |
| 5440 #define PHY_BB_TX_GAIN_TAB_PAL_18_TG_TABLE18_PAL_ON_MSB
31 |
| 5441 #define PHY_BB_TX_GAIN_TAB_PAL_18_TG_TABLE18_PAL_ON_LSB
0 |
| 5442 #define PHY_BB_TX_GAIN_TAB_PAL_18_TG_TABLE18_PAL_ON_MASK
0xffffffff |
| 5443 #define PHY_BB_TX_GAIN_TAB_PAL_18_TG_TABLE18_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5444 #define PHY_BB_TX_GAIN_TAB_PAL_18_TG_TABLE18_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5445 |
| 5446 /* macros for BB_tx_gain_tab_pal_19 */ |
| 5447 #define PHY_BB_TX_GAIN_TAB_PAL_19_ADDRESS
0x0000a4c8 |
| 5448 #define PHY_BB_TX_GAIN_TAB_PAL_19_OFFSET
0x0000a4c8 |
| 5449 #define PHY_BB_TX_GAIN_TAB_PAL_19_TG_TABLE19_PAL_ON_MSB
31 |
| 5450 #define PHY_BB_TX_GAIN_TAB_PAL_19_TG_TABLE19_PAL_ON_LSB
0 |
| 5451 #define PHY_BB_TX_GAIN_TAB_PAL_19_TG_TABLE19_PAL_ON_MASK
0xffffffff |
| 5452 #define PHY_BB_TX_GAIN_TAB_PAL_19_TG_TABLE19_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5453 #define PHY_BB_TX_GAIN_TAB_PAL_19_TG_TABLE19_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5454 |
| 5455 /* macros for BB_tx_gain_tab_pal_20 */ |
| 5456 #define PHY_BB_TX_GAIN_TAB_PAL_20_ADDRESS
0x0000a4cc |
| 5457 #define PHY_BB_TX_GAIN_TAB_PAL_20_OFFSET
0x0000a4cc |
| 5458 #define PHY_BB_TX_GAIN_TAB_PAL_20_TG_TABLE20_PAL_ON_MSB
31 |
| 5459 #define PHY_BB_TX_GAIN_TAB_PAL_20_TG_TABLE20_PAL_ON_LSB
0 |
| 5460 #define PHY_BB_TX_GAIN_TAB_PAL_20_TG_TABLE20_PAL_ON_MASK
0xffffffff |
| 5461 #define PHY_BB_TX_GAIN_TAB_PAL_20_TG_TABLE20_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5462 #define PHY_BB_TX_GAIN_TAB_PAL_20_TG_TABLE20_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5463 |
| 5464 /* macros for BB_tx_gain_tab_pal_21 */ |
| 5465 #define PHY_BB_TX_GAIN_TAB_PAL_21_ADDRESS
0x0000a4d0 |
| 5466 #define PHY_BB_TX_GAIN_TAB_PAL_21_OFFSET
0x0000a4d0 |
| 5467 #define PHY_BB_TX_GAIN_TAB_PAL_21_TG_TABLE21_PAL_ON_MSB
31 |
| 5468 #define PHY_BB_TX_GAIN_TAB_PAL_21_TG_TABLE21_PAL_ON_LSB
0 |
| 5469 #define PHY_BB_TX_GAIN_TAB_PAL_21_TG_TABLE21_PAL_ON_MASK
0xffffffff |
| 5470 #define PHY_BB_TX_GAIN_TAB_PAL_21_TG_TABLE21_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5471 #define PHY_BB_TX_GAIN_TAB_PAL_21_TG_TABLE21_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5472 |
| 5473 /* macros for BB_tx_gain_tab_pal_22 */ |
| 5474 #define PHY_BB_TX_GAIN_TAB_PAL_22_ADDRESS
0x0000a4d4 |
| 5475 #define PHY_BB_TX_GAIN_TAB_PAL_22_OFFSET
0x0000a4d4 |
| 5476 #define PHY_BB_TX_GAIN_TAB_PAL_22_TG_TABLE22_PAL_ON_MSB
31 |
| 5477 #define PHY_BB_TX_GAIN_TAB_PAL_22_TG_TABLE22_PAL_ON_LSB
0 |
| 5478 #define PHY_BB_TX_GAIN_TAB_PAL_22_TG_TABLE22_PAL_ON_MASK
0xffffffff |
| 5479 #define PHY_BB_TX_GAIN_TAB_PAL_22_TG_TABLE22_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5480 #define PHY_BB_TX_GAIN_TAB_PAL_22_TG_TABLE22_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5481 |
| 5482 /* macros for BB_tx_gain_tab_pal_23 */ |
| 5483 #define PHY_BB_TX_GAIN_TAB_PAL_23_ADDRESS
0x0000a4d8 |
| 5484 #define PHY_BB_TX_GAIN_TAB_PAL_23_OFFSET
0x0000a4d8 |
| 5485 #define PHY_BB_TX_GAIN_TAB_PAL_23_TG_TABLE23_PAL_ON_MSB
31 |
| 5486 #define PHY_BB_TX_GAIN_TAB_PAL_23_TG_TABLE23_PAL_ON_LSB
0 |
| 5487 #define PHY_BB_TX_GAIN_TAB_PAL_23_TG_TABLE23_PAL_ON_MASK
0xffffffff |
| 5488 #define PHY_BB_TX_GAIN_TAB_PAL_23_TG_TABLE23_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5489 #define PHY_BB_TX_GAIN_TAB_PAL_23_TG_TABLE23_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5490 |
| 5491 /* macros for BB_tx_gain_tab_pal_24 */ |
| 5492 #define PHY_BB_TX_GAIN_TAB_PAL_24_ADDRESS
0x0000a4dc |
| 5493 #define PHY_BB_TX_GAIN_TAB_PAL_24_OFFSET
0x0000a4dc |
| 5494 #define PHY_BB_TX_GAIN_TAB_PAL_24_TG_TABLE24_PAL_ON_MSB
31 |
| 5495 #define PHY_BB_TX_GAIN_TAB_PAL_24_TG_TABLE24_PAL_ON_LSB
0 |
| 5496 #define PHY_BB_TX_GAIN_TAB_PAL_24_TG_TABLE24_PAL_ON_MASK
0xffffffff |
| 5497 #define PHY_BB_TX_GAIN_TAB_PAL_24_TG_TABLE24_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5498 #define PHY_BB_TX_GAIN_TAB_PAL_24_TG_TABLE24_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5499 |
| 5500 /* macros for BB_tx_gain_tab_pal_25 */ |
| 5501 #define PHY_BB_TX_GAIN_TAB_PAL_25_ADDRESS
0x0000a4e0 |
| 5502 #define PHY_BB_TX_GAIN_TAB_PAL_25_OFFSET
0x0000a4e0 |
| 5503 #define PHY_BB_TX_GAIN_TAB_PAL_25_TG_TABLE25_PAL_ON_MSB
31 |
| 5504 #define PHY_BB_TX_GAIN_TAB_PAL_25_TG_TABLE25_PAL_ON_LSB
0 |
| 5505 #define PHY_BB_TX_GAIN_TAB_PAL_25_TG_TABLE25_PAL_ON_MASK
0xffffffff |
| 5506 #define PHY_BB_TX_GAIN_TAB_PAL_25_TG_TABLE25_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5507 #define PHY_BB_TX_GAIN_TAB_PAL_25_TG_TABLE25_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5508 |
| 5509 /* macros for BB_tx_gain_tab_pal_26 */ |
| 5510 #define PHY_BB_TX_GAIN_TAB_PAL_26_ADDRESS
0x0000a4e4 |
| 5511 #define PHY_BB_TX_GAIN_TAB_PAL_26_OFFSET
0x0000a4e4 |
| 5512 #define PHY_BB_TX_GAIN_TAB_PAL_26_TG_TABLE26_PAL_ON_MSB
31 |
| 5513 #define PHY_BB_TX_GAIN_TAB_PAL_26_TG_TABLE26_PAL_ON_LSB
0 |
| 5514 #define PHY_BB_TX_GAIN_TAB_PAL_26_TG_TABLE26_PAL_ON_MASK
0xffffffff |
| 5515 #define PHY_BB_TX_GAIN_TAB_PAL_26_TG_TABLE26_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5516 #define PHY_BB_TX_GAIN_TAB_PAL_26_TG_TABLE26_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5517 |
| 5518 /* macros for BB_tx_gain_tab_pal_27 */ |
| 5519 #define PHY_BB_TX_GAIN_TAB_PAL_27_ADDRESS
0x0000a4e8 |
| 5520 #define PHY_BB_TX_GAIN_TAB_PAL_27_OFFSET
0x0000a4e8 |
| 5521 #define PHY_BB_TX_GAIN_TAB_PAL_27_TG_TABLE27_PAL_ON_MSB
31 |
| 5522 #define PHY_BB_TX_GAIN_TAB_PAL_27_TG_TABLE27_PAL_ON_LSB
0 |
| 5523 #define PHY_BB_TX_GAIN_TAB_PAL_27_TG_TABLE27_PAL_ON_MASK
0xffffffff |
| 5524 #define PHY_BB_TX_GAIN_TAB_PAL_27_TG_TABLE27_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5525 #define PHY_BB_TX_GAIN_TAB_PAL_27_TG_TABLE27_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5526 |
| 5527 /* macros for BB_tx_gain_tab_pal_28 */ |
| 5528 #define PHY_BB_TX_GAIN_TAB_PAL_28_ADDRESS
0x0000a4ec |
| 5529 #define PHY_BB_TX_GAIN_TAB_PAL_28_OFFSET
0x0000a4ec |
| 5530 #define PHY_BB_TX_GAIN_TAB_PAL_28_TG_TABLE28_PAL_ON_MSB
31 |
| 5531 #define PHY_BB_TX_GAIN_TAB_PAL_28_TG_TABLE28_PAL_ON_LSB
0 |
| 5532 #define PHY_BB_TX_GAIN_TAB_PAL_28_TG_TABLE28_PAL_ON_MASK
0xffffffff |
| 5533 #define PHY_BB_TX_GAIN_TAB_PAL_28_TG_TABLE28_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5534 #define PHY_BB_TX_GAIN_TAB_PAL_28_TG_TABLE28_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5535 |
| 5536 /* macros for BB_tx_gain_tab_pal_29 */ |
| 5537 #define PHY_BB_TX_GAIN_TAB_PAL_29_ADDRESS
0x0000a4f0 |
| 5538 #define PHY_BB_TX_GAIN_TAB_PAL_29_OFFSET
0x0000a4f0 |
| 5539 #define PHY_BB_TX_GAIN_TAB_PAL_29_TG_TABLE29_PAL_ON_MSB
31 |
| 5540 #define PHY_BB_TX_GAIN_TAB_PAL_29_TG_TABLE29_PAL_ON_LSB
0 |
| 5541 #define PHY_BB_TX_GAIN_TAB_PAL_29_TG_TABLE29_PAL_ON_MASK
0xffffffff |
| 5542 #define PHY_BB_TX_GAIN_TAB_PAL_29_TG_TABLE29_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5543 #define PHY_BB_TX_GAIN_TAB_PAL_29_TG_TABLE29_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5544 |
| 5545 /* macros for BB_tx_gain_tab_pal_30 */ |
| 5546 #define PHY_BB_TX_GAIN_TAB_PAL_30_ADDRESS
0x0000a4f4 |
| 5547 #define PHY_BB_TX_GAIN_TAB_PAL_30_OFFSET
0x0000a4f4 |
| 5548 #define PHY_BB_TX_GAIN_TAB_PAL_30_TG_TABLE30_PAL_ON_MSB
31 |
| 5549 #define PHY_BB_TX_GAIN_TAB_PAL_30_TG_TABLE30_PAL_ON_LSB
0 |
| 5550 #define PHY_BB_TX_GAIN_TAB_PAL_30_TG_TABLE30_PAL_ON_MASK
0xffffffff |
| 5551 #define PHY_BB_TX_GAIN_TAB_PAL_30_TG_TABLE30_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5552 #define PHY_BB_TX_GAIN_TAB_PAL_30_TG_TABLE30_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5553 |
| 5554 /* macros for BB_tx_gain_tab_pal_31 */ |
| 5555 #define PHY_BB_TX_GAIN_TAB_PAL_31_ADDRESS
0x0000a4f8 |
| 5556 #define PHY_BB_TX_GAIN_TAB_PAL_31_OFFSET
0x0000a4f8 |
| 5557 #define PHY_BB_TX_GAIN_TAB_PAL_31_TG_TABLE31_PAL_ON_MSB
31 |
| 5558 #define PHY_BB_TX_GAIN_TAB_PAL_31_TG_TABLE31_PAL_ON_LSB
0 |
| 5559 #define PHY_BB_TX_GAIN_TAB_PAL_31_TG_TABLE31_PAL_ON_MASK
0xffffffff |
| 5560 #define PHY_BB_TX_GAIN_TAB_PAL_31_TG_TABLE31_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5561 #define PHY_BB_TX_GAIN_TAB_PAL_31_TG_TABLE31_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5562 |
| 5563 /* macros for BB_tx_gain_tab_pal_32 */ |
| 5564 #define PHY_BB_TX_GAIN_TAB_PAL_32_ADDRESS
0x0000a4fc |
| 5565 #define PHY_BB_TX_GAIN_TAB_PAL_32_OFFSET
0x0000a4fc |
| 5566 #define PHY_BB_TX_GAIN_TAB_PAL_32_TG_TABLE32_PAL_ON_MSB
31 |
| 5567 #define PHY_BB_TX_GAIN_TAB_PAL_32_TG_TABLE32_PAL_ON_LSB
0 |
| 5568 #define PHY_BB_TX_GAIN_TAB_PAL_32_TG_TABLE32_PAL_ON_MASK
0xffffffff |
| 5569 #define PHY_BB_TX_GAIN_TAB_PAL_32_TG_TABLE32_PAL_ON_GET(x) (
((x) & 0xffffffff) >> 0) |
| 5570 #define PHY_BB_TX_GAIN_TAB_PAL_32_TG_TABLE32_PAL_ON_SET(x) (
((x) << 0) & 0xffffffff) |
| 5571 |
| 5572 /* macros for BB_caltx_gain_set_0 */ |
| 5573 #define PHY_BB_CALTX_GAIN_SET_0_ADDRESS
0x0000a518 |
| 5574 #define PHY_BB_CALTX_GAIN_SET_0_OFFSET
0x0000a518 |
| 5575 #define PHY_BB_CALTX_GAIN_SET_0_CALTX_GAIN_SET_0_MSB
13 |
| 5576 #define PHY_BB_CALTX_GAIN_SET_0_CALTX_GAIN_SET_0_LSB
0 |
| 5577 #define PHY_BB_CALTX_GAIN_SET_0_CALTX_GAIN_SET_0_MASK
0x00003fff |
| 5578 #define PHY_BB_CALTX_GAIN_SET_0_CALTX_GAIN_SET_0_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5579 #define PHY_BB_CALTX_GAIN_SET_0_CALTX_GAIN_SET_0_SET(x) (
((x) << 0) & 0x00003fff) |
| 5580 #define PHY_BB_CALTX_GAIN_SET_0_CALTX_GAIN_SET_1_MSB
27 |
| 5581 #define PHY_BB_CALTX_GAIN_SET_0_CALTX_GAIN_SET_1_LSB
14 |
| 5582 #define PHY_BB_CALTX_GAIN_SET_0_CALTX_GAIN_SET_1_MASK
0x0fffc000 |
| 5583 #define PHY_BB_CALTX_GAIN_SET_0_CALTX_GAIN_SET_1_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5584 #define PHY_BB_CALTX_GAIN_SET_0_CALTX_GAIN_SET_1_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5585 |
| 5586 /* macros for BB_caltx_gain_set_2 */ |
| 5587 #define PHY_BB_CALTX_GAIN_SET_2_ADDRESS
0x0000a51c |
| 5588 #define PHY_BB_CALTX_GAIN_SET_2_OFFSET
0x0000a51c |
| 5589 #define PHY_BB_CALTX_GAIN_SET_2_CALTX_GAIN_SET_2_MSB
13 |
| 5590 #define PHY_BB_CALTX_GAIN_SET_2_CALTX_GAIN_SET_2_LSB
0 |
| 5591 #define PHY_BB_CALTX_GAIN_SET_2_CALTX_GAIN_SET_2_MASK
0x00003fff |
| 5592 #define PHY_BB_CALTX_GAIN_SET_2_CALTX_GAIN_SET_2_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5593 #define PHY_BB_CALTX_GAIN_SET_2_CALTX_GAIN_SET_2_SET(x) (
((x) << 0) & 0x00003fff) |
| 5594 #define PHY_BB_CALTX_GAIN_SET_2_CALTX_GAIN_SET_3_MSB
27 |
| 5595 #define PHY_BB_CALTX_GAIN_SET_2_CALTX_GAIN_SET_3_LSB
14 |
| 5596 #define PHY_BB_CALTX_GAIN_SET_2_CALTX_GAIN_SET_3_MASK
0x0fffc000 |
| 5597 #define PHY_BB_CALTX_GAIN_SET_2_CALTX_GAIN_SET_3_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5598 #define PHY_BB_CALTX_GAIN_SET_2_CALTX_GAIN_SET_3_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5599 |
| 5600 /* macros for BB_caltx_gain_set_4 */ |
| 5601 #define PHY_BB_CALTX_GAIN_SET_4_ADDRESS
0x0000a520 |
| 5602 #define PHY_BB_CALTX_GAIN_SET_4_OFFSET
0x0000a520 |
| 5603 #define PHY_BB_CALTX_GAIN_SET_4_CALTX_GAIN_SET_4_MSB
13 |
| 5604 #define PHY_BB_CALTX_GAIN_SET_4_CALTX_GAIN_SET_4_LSB
0 |
| 5605 #define PHY_BB_CALTX_GAIN_SET_4_CALTX_GAIN_SET_4_MASK
0x00003fff |
| 5606 #define PHY_BB_CALTX_GAIN_SET_4_CALTX_GAIN_SET_4_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5607 #define PHY_BB_CALTX_GAIN_SET_4_CALTX_GAIN_SET_4_SET(x) (
((x) << 0) & 0x00003fff) |
| 5608 #define PHY_BB_CALTX_GAIN_SET_4_CALTX_GAIN_SET_5_MSB
27 |
| 5609 #define PHY_BB_CALTX_GAIN_SET_4_CALTX_GAIN_SET_5_LSB
14 |
| 5610 #define PHY_BB_CALTX_GAIN_SET_4_CALTX_GAIN_SET_5_MASK
0x0fffc000 |
| 5611 #define PHY_BB_CALTX_GAIN_SET_4_CALTX_GAIN_SET_5_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5612 #define PHY_BB_CALTX_GAIN_SET_4_CALTX_GAIN_SET_5_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5613 |
| 5614 /* macros for BB_caltx_gain_set_6 */ |
| 5615 #define PHY_BB_CALTX_GAIN_SET_6_ADDRESS
0x0000a524 |
| 5616 #define PHY_BB_CALTX_GAIN_SET_6_OFFSET
0x0000a524 |
| 5617 #define PHY_BB_CALTX_GAIN_SET_6_CALTX_GAIN_SET_6_MSB
13 |
| 5618 #define PHY_BB_CALTX_GAIN_SET_6_CALTX_GAIN_SET_6_LSB
0 |
| 5619 #define PHY_BB_CALTX_GAIN_SET_6_CALTX_GAIN_SET_6_MASK
0x00003fff |
| 5620 #define PHY_BB_CALTX_GAIN_SET_6_CALTX_GAIN_SET_6_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5621 #define PHY_BB_CALTX_GAIN_SET_6_CALTX_GAIN_SET_6_SET(x) (
((x) << 0) & 0x00003fff) |
| 5622 #define PHY_BB_CALTX_GAIN_SET_6_CALTX_GAIN_SET_7_MSB
27 |
| 5623 #define PHY_BB_CALTX_GAIN_SET_6_CALTX_GAIN_SET_7_LSB
14 |
| 5624 #define PHY_BB_CALTX_GAIN_SET_6_CALTX_GAIN_SET_7_MASK
0x0fffc000 |
| 5625 #define PHY_BB_CALTX_GAIN_SET_6_CALTX_GAIN_SET_7_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5626 #define PHY_BB_CALTX_GAIN_SET_6_CALTX_GAIN_SET_7_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5627 |
| 5628 /* macros for BB_caltx_gain_set_8 */ |
| 5629 #define PHY_BB_CALTX_GAIN_SET_8_ADDRESS
0x0000a528 |
| 5630 #define PHY_BB_CALTX_GAIN_SET_8_OFFSET
0x0000a528 |
| 5631 #define PHY_BB_CALTX_GAIN_SET_8_CALTX_GAIN_SET_8_MSB
13 |
| 5632 #define PHY_BB_CALTX_GAIN_SET_8_CALTX_GAIN_SET_8_LSB
0 |
| 5633 #define PHY_BB_CALTX_GAIN_SET_8_CALTX_GAIN_SET_8_MASK
0x00003fff |
| 5634 #define PHY_BB_CALTX_GAIN_SET_8_CALTX_GAIN_SET_8_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5635 #define PHY_BB_CALTX_GAIN_SET_8_CALTX_GAIN_SET_8_SET(x) (
((x) << 0) & 0x00003fff) |
| 5636 #define PHY_BB_CALTX_GAIN_SET_8_CALTX_GAIN_SET_9_MSB
27 |
| 5637 #define PHY_BB_CALTX_GAIN_SET_8_CALTX_GAIN_SET_9_LSB
14 |
| 5638 #define PHY_BB_CALTX_GAIN_SET_8_CALTX_GAIN_SET_9_MASK
0x0fffc000 |
| 5639 #define PHY_BB_CALTX_GAIN_SET_8_CALTX_GAIN_SET_9_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5640 #define PHY_BB_CALTX_GAIN_SET_8_CALTX_GAIN_SET_9_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5641 |
| 5642 /* macros for BB_caltx_gain_set_10 */ |
| 5643 #define PHY_BB_CALTX_GAIN_SET_10_ADDRESS
0x0000a52c |
| 5644 #define PHY_BB_CALTX_GAIN_SET_10_OFFSET
0x0000a52c |
| 5645 #define PHY_BB_CALTX_GAIN_SET_10_CALTX_GAIN_SET_10_MSB
13 |
| 5646 #define PHY_BB_CALTX_GAIN_SET_10_CALTX_GAIN_SET_10_LSB
0 |
| 5647 #define PHY_BB_CALTX_GAIN_SET_10_CALTX_GAIN_SET_10_MASK
0x00003fff |
| 5648 #define PHY_BB_CALTX_GAIN_SET_10_CALTX_GAIN_SET_10_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5649 #define PHY_BB_CALTX_GAIN_SET_10_CALTX_GAIN_SET_10_SET(x) (
((x) << 0) & 0x00003fff) |
| 5650 #define PHY_BB_CALTX_GAIN_SET_10_CALTX_GAIN_SET_11_MSB
27 |
| 5651 #define PHY_BB_CALTX_GAIN_SET_10_CALTX_GAIN_SET_11_LSB
14 |
| 5652 #define PHY_BB_CALTX_GAIN_SET_10_CALTX_GAIN_SET_11_MASK
0x0fffc000 |
| 5653 #define PHY_BB_CALTX_GAIN_SET_10_CALTX_GAIN_SET_11_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5654 #define PHY_BB_CALTX_GAIN_SET_10_CALTX_GAIN_SET_11_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5655 |
| 5656 /* macros for BB_caltx_gain_set_12 */ |
| 5657 #define PHY_BB_CALTX_GAIN_SET_12_ADDRESS
0x0000a530 |
| 5658 #define PHY_BB_CALTX_GAIN_SET_12_OFFSET
0x0000a530 |
| 5659 #define PHY_BB_CALTX_GAIN_SET_12_CALTX_GAIN_SET_12_MSB
13 |
| 5660 #define PHY_BB_CALTX_GAIN_SET_12_CALTX_GAIN_SET_12_LSB
0 |
| 5661 #define PHY_BB_CALTX_GAIN_SET_12_CALTX_GAIN_SET_12_MASK
0x00003fff |
| 5662 #define PHY_BB_CALTX_GAIN_SET_12_CALTX_GAIN_SET_12_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5663 #define PHY_BB_CALTX_GAIN_SET_12_CALTX_GAIN_SET_12_SET(x) (
((x) << 0) & 0x00003fff) |
| 5664 #define PHY_BB_CALTX_GAIN_SET_12_CALTX_GAIN_SET_13_MSB
27 |
| 5665 #define PHY_BB_CALTX_GAIN_SET_12_CALTX_GAIN_SET_13_LSB
14 |
| 5666 #define PHY_BB_CALTX_GAIN_SET_12_CALTX_GAIN_SET_13_MASK
0x0fffc000 |
| 5667 #define PHY_BB_CALTX_GAIN_SET_12_CALTX_GAIN_SET_13_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5668 #define PHY_BB_CALTX_GAIN_SET_12_CALTX_GAIN_SET_13_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5669 |
| 5670 /* macros for BB_caltx_gain_set_14 */ |
| 5671 #define PHY_BB_CALTX_GAIN_SET_14_ADDRESS
0x0000a534 |
| 5672 #define PHY_BB_CALTX_GAIN_SET_14_OFFSET
0x0000a534 |
| 5673 #define PHY_BB_CALTX_GAIN_SET_14_CALTX_GAIN_SET_14_MSB
13 |
| 5674 #define PHY_BB_CALTX_GAIN_SET_14_CALTX_GAIN_SET_14_LSB
0 |
| 5675 #define PHY_BB_CALTX_GAIN_SET_14_CALTX_GAIN_SET_14_MASK
0x00003fff |
| 5676 #define PHY_BB_CALTX_GAIN_SET_14_CALTX_GAIN_SET_14_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5677 #define PHY_BB_CALTX_GAIN_SET_14_CALTX_GAIN_SET_14_SET(x) (
((x) << 0) & 0x00003fff) |
| 5678 #define PHY_BB_CALTX_GAIN_SET_14_CALTX_GAIN_SET_15_MSB
27 |
| 5679 #define PHY_BB_CALTX_GAIN_SET_14_CALTX_GAIN_SET_15_LSB
14 |
| 5680 #define PHY_BB_CALTX_GAIN_SET_14_CALTX_GAIN_SET_15_MASK
0x0fffc000 |
| 5681 #define PHY_BB_CALTX_GAIN_SET_14_CALTX_GAIN_SET_15_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5682 #define PHY_BB_CALTX_GAIN_SET_14_CALTX_GAIN_SET_15_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5683 |
| 5684 /* macros for BB_caltx_gain_set_16 */ |
| 5685 #define PHY_BB_CALTX_GAIN_SET_16_ADDRESS
0x0000a538 |
| 5686 #define PHY_BB_CALTX_GAIN_SET_16_OFFSET
0x0000a538 |
| 5687 #define PHY_BB_CALTX_GAIN_SET_16_CALTX_GAIN_SET_16_MSB
13 |
| 5688 #define PHY_BB_CALTX_GAIN_SET_16_CALTX_GAIN_SET_16_LSB
0 |
| 5689 #define PHY_BB_CALTX_GAIN_SET_16_CALTX_GAIN_SET_16_MASK
0x00003fff |
| 5690 #define PHY_BB_CALTX_GAIN_SET_16_CALTX_GAIN_SET_16_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5691 #define PHY_BB_CALTX_GAIN_SET_16_CALTX_GAIN_SET_16_SET(x) (
((x) << 0) & 0x00003fff) |
| 5692 #define PHY_BB_CALTX_GAIN_SET_16_CALTX_GAIN_SET_17_MSB
27 |
| 5693 #define PHY_BB_CALTX_GAIN_SET_16_CALTX_GAIN_SET_17_LSB
14 |
| 5694 #define PHY_BB_CALTX_GAIN_SET_16_CALTX_GAIN_SET_17_MASK
0x0fffc000 |
| 5695 #define PHY_BB_CALTX_GAIN_SET_16_CALTX_GAIN_SET_17_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5696 #define PHY_BB_CALTX_GAIN_SET_16_CALTX_GAIN_SET_17_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5697 |
| 5698 /* macros for BB_caltx_gain_set_18 */ |
| 5699 #define PHY_BB_CALTX_GAIN_SET_18_ADDRESS
0x0000a53c |
| 5700 #define PHY_BB_CALTX_GAIN_SET_18_OFFSET
0x0000a53c |
| 5701 #define PHY_BB_CALTX_GAIN_SET_18_CALTX_GAIN_SET_18_MSB
13 |
| 5702 #define PHY_BB_CALTX_GAIN_SET_18_CALTX_GAIN_SET_18_LSB
0 |
| 5703 #define PHY_BB_CALTX_GAIN_SET_18_CALTX_GAIN_SET_18_MASK
0x00003fff |
| 5704 #define PHY_BB_CALTX_GAIN_SET_18_CALTX_GAIN_SET_18_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5705 #define PHY_BB_CALTX_GAIN_SET_18_CALTX_GAIN_SET_18_SET(x) (
((x) << 0) & 0x00003fff) |
| 5706 #define PHY_BB_CALTX_GAIN_SET_18_CALTX_GAIN_SET_19_MSB
27 |
| 5707 #define PHY_BB_CALTX_GAIN_SET_18_CALTX_GAIN_SET_19_LSB
14 |
| 5708 #define PHY_BB_CALTX_GAIN_SET_18_CALTX_GAIN_SET_19_MASK
0x0fffc000 |
| 5709 #define PHY_BB_CALTX_GAIN_SET_18_CALTX_GAIN_SET_19_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5710 #define PHY_BB_CALTX_GAIN_SET_18_CALTX_GAIN_SET_19_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5711 |
| 5712 /* macros for BB_caltx_gain_set_20 */ |
| 5713 #define PHY_BB_CALTX_GAIN_SET_20_ADDRESS
0x0000a540 |
| 5714 #define PHY_BB_CALTX_GAIN_SET_20_OFFSET
0x0000a540 |
| 5715 #define PHY_BB_CALTX_GAIN_SET_20_CALTX_GAIN_SET_20_MSB
13 |
| 5716 #define PHY_BB_CALTX_GAIN_SET_20_CALTX_GAIN_SET_20_LSB
0 |
| 5717 #define PHY_BB_CALTX_GAIN_SET_20_CALTX_GAIN_SET_20_MASK
0x00003fff |
| 5718 #define PHY_BB_CALTX_GAIN_SET_20_CALTX_GAIN_SET_20_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5719 #define PHY_BB_CALTX_GAIN_SET_20_CALTX_GAIN_SET_20_SET(x) (
((x) << 0) & 0x00003fff) |
| 5720 #define PHY_BB_CALTX_GAIN_SET_20_CALTX_GAIN_SET_21_MSB
27 |
| 5721 #define PHY_BB_CALTX_GAIN_SET_20_CALTX_GAIN_SET_21_LSB
14 |
| 5722 #define PHY_BB_CALTX_GAIN_SET_20_CALTX_GAIN_SET_21_MASK
0x0fffc000 |
| 5723 #define PHY_BB_CALTX_GAIN_SET_20_CALTX_GAIN_SET_21_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5724 #define PHY_BB_CALTX_GAIN_SET_20_CALTX_GAIN_SET_21_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5725 |
| 5726 /* macros for BB_caltx_gain_set_22 */ |
| 5727 #define PHY_BB_CALTX_GAIN_SET_22_ADDRESS
0x0000a544 |
| 5728 #define PHY_BB_CALTX_GAIN_SET_22_OFFSET
0x0000a544 |
| 5729 #define PHY_BB_CALTX_GAIN_SET_22_CALTX_GAIN_SET_22_MSB
13 |
| 5730 #define PHY_BB_CALTX_GAIN_SET_22_CALTX_GAIN_SET_22_LSB
0 |
| 5731 #define PHY_BB_CALTX_GAIN_SET_22_CALTX_GAIN_SET_22_MASK
0x00003fff |
| 5732 #define PHY_BB_CALTX_GAIN_SET_22_CALTX_GAIN_SET_22_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5733 #define PHY_BB_CALTX_GAIN_SET_22_CALTX_GAIN_SET_22_SET(x) (
((x) << 0) & 0x00003fff) |
| 5734 #define PHY_BB_CALTX_GAIN_SET_22_CALTX_GAIN_SET_23_MSB
27 |
| 5735 #define PHY_BB_CALTX_GAIN_SET_22_CALTX_GAIN_SET_23_LSB
14 |
| 5736 #define PHY_BB_CALTX_GAIN_SET_22_CALTX_GAIN_SET_23_MASK
0x0fffc000 |
| 5737 #define PHY_BB_CALTX_GAIN_SET_22_CALTX_GAIN_SET_23_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5738 #define PHY_BB_CALTX_GAIN_SET_22_CALTX_GAIN_SET_23_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5739 |
| 5740 /* macros for BB_caltx_gain_set_24 */ |
| 5741 #define PHY_BB_CALTX_GAIN_SET_24_ADDRESS
0x0000a548 |
| 5742 #define PHY_BB_CALTX_GAIN_SET_24_OFFSET
0x0000a548 |
| 5743 #define PHY_BB_CALTX_GAIN_SET_24_CALTX_GAIN_SET_24_MSB
13 |
| 5744 #define PHY_BB_CALTX_GAIN_SET_24_CALTX_GAIN_SET_24_LSB
0 |
| 5745 #define PHY_BB_CALTX_GAIN_SET_24_CALTX_GAIN_SET_24_MASK
0x00003fff |
| 5746 #define PHY_BB_CALTX_GAIN_SET_24_CALTX_GAIN_SET_24_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5747 #define PHY_BB_CALTX_GAIN_SET_24_CALTX_GAIN_SET_24_SET(x) (
((x) << 0) & 0x00003fff) |
| 5748 #define PHY_BB_CALTX_GAIN_SET_24_CALTX_GAIN_SET_25_MSB
27 |
| 5749 #define PHY_BB_CALTX_GAIN_SET_24_CALTX_GAIN_SET_25_LSB
14 |
| 5750 #define PHY_BB_CALTX_GAIN_SET_24_CALTX_GAIN_SET_25_MASK
0x0fffc000 |
| 5751 #define PHY_BB_CALTX_GAIN_SET_24_CALTX_GAIN_SET_25_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5752 #define PHY_BB_CALTX_GAIN_SET_24_CALTX_GAIN_SET_25_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5753 |
| 5754 /* macros for BB_caltx_gain_set_26 */ |
| 5755 #define PHY_BB_CALTX_GAIN_SET_26_ADDRESS
0x0000a54c |
| 5756 #define PHY_BB_CALTX_GAIN_SET_26_OFFSET
0x0000a54c |
| 5757 #define PHY_BB_CALTX_GAIN_SET_26_CALTX_GAIN_SET_26_MSB
13 |
| 5758 #define PHY_BB_CALTX_GAIN_SET_26_CALTX_GAIN_SET_26_LSB
0 |
| 5759 #define PHY_BB_CALTX_GAIN_SET_26_CALTX_GAIN_SET_26_MASK
0x00003fff |
| 5760 #define PHY_BB_CALTX_GAIN_SET_26_CALTX_GAIN_SET_26_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5761 #define PHY_BB_CALTX_GAIN_SET_26_CALTX_GAIN_SET_26_SET(x) (
((x) << 0) & 0x00003fff) |
| 5762 #define PHY_BB_CALTX_GAIN_SET_26_CALTX_GAIN_SET_27_MSB
27 |
| 5763 #define PHY_BB_CALTX_GAIN_SET_26_CALTX_GAIN_SET_27_LSB
14 |
| 5764 #define PHY_BB_CALTX_GAIN_SET_26_CALTX_GAIN_SET_27_MASK
0x0fffc000 |
| 5765 #define PHY_BB_CALTX_GAIN_SET_26_CALTX_GAIN_SET_27_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5766 #define PHY_BB_CALTX_GAIN_SET_26_CALTX_GAIN_SET_27_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5767 |
| 5768 /* macros for BB_caltx_gain_set_28 */ |
| 5769 #define PHY_BB_CALTX_GAIN_SET_28_ADDRESS
0x0000a550 |
| 5770 #define PHY_BB_CALTX_GAIN_SET_28_OFFSET
0x0000a550 |
| 5771 #define PHY_BB_CALTX_GAIN_SET_28_CALTX_GAIN_SET_28_MSB
13 |
| 5772 #define PHY_BB_CALTX_GAIN_SET_28_CALTX_GAIN_SET_28_LSB
0 |
| 5773 #define PHY_BB_CALTX_GAIN_SET_28_CALTX_GAIN_SET_28_MASK
0x00003fff |
| 5774 #define PHY_BB_CALTX_GAIN_SET_28_CALTX_GAIN_SET_28_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5775 #define PHY_BB_CALTX_GAIN_SET_28_CALTX_GAIN_SET_28_SET(x) (
((x) << 0) & 0x00003fff) |
| 5776 #define PHY_BB_CALTX_GAIN_SET_28_CALTX_GAIN_SET_29_MSB
27 |
| 5777 #define PHY_BB_CALTX_GAIN_SET_28_CALTX_GAIN_SET_29_LSB
14 |
| 5778 #define PHY_BB_CALTX_GAIN_SET_28_CALTX_GAIN_SET_29_MASK
0x0fffc000 |
| 5779 #define PHY_BB_CALTX_GAIN_SET_28_CALTX_GAIN_SET_29_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5780 #define PHY_BB_CALTX_GAIN_SET_28_CALTX_GAIN_SET_29_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5781 |
| 5782 /* macros for BB_caltx_gain_set_30 */ |
| 5783 #define PHY_BB_CALTX_GAIN_SET_30_ADDRESS
0x0000a554 |
| 5784 #define PHY_BB_CALTX_GAIN_SET_30_OFFSET
0x0000a554 |
| 5785 #define PHY_BB_CALTX_GAIN_SET_30_CALTX_GAIN_SET_30_MSB
13 |
| 5786 #define PHY_BB_CALTX_GAIN_SET_30_CALTX_GAIN_SET_30_LSB
0 |
| 5787 #define PHY_BB_CALTX_GAIN_SET_30_CALTX_GAIN_SET_30_MASK
0x00003fff |
| 5788 #define PHY_BB_CALTX_GAIN_SET_30_CALTX_GAIN_SET_30_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5789 #define PHY_BB_CALTX_GAIN_SET_30_CALTX_GAIN_SET_30_SET(x) (
((x) << 0) & 0x00003fff) |
| 5790 #define PHY_BB_CALTX_GAIN_SET_30_CALTX_GAIN_SET_31_MSB
27 |
| 5791 #define PHY_BB_CALTX_GAIN_SET_30_CALTX_GAIN_SET_31_LSB
14 |
| 5792 #define PHY_BB_CALTX_GAIN_SET_30_CALTX_GAIN_SET_31_MASK
0x0fffc000 |
| 5793 #define PHY_BB_CALTX_GAIN_SET_30_CALTX_GAIN_SET_31_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5794 #define PHY_BB_CALTX_GAIN_SET_30_CALTX_GAIN_SET_31_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5795 |
| 5796 /* macros for BB_txiqcal_meas_b0 */ |
| 5797 #define PHY_BB_TXIQCAL_MEAS_B0_ADDRESS
0x0000a558 |
| 5798 #define PHY_BB_TXIQCAL_MEAS_B0_OFFSET
0x0000a558 |
| 5799 #define PHY_BB_TXIQCAL_MEAS_B0_TXIQC_MEAS_DATA0_0_MSB
11 |
| 5800 #define PHY_BB_TXIQCAL_MEAS_B0_TXIQC_MEAS_DATA0_0_LSB
0 |
| 5801 #define PHY_BB_TXIQCAL_MEAS_B0_TXIQC_MEAS_DATA0_0_MASK
0x00000fff |
| 5802 #define PHY_BB_TXIQCAL_MEAS_B0_TXIQC_MEAS_DATA0_0_GET(x) (
((x) & 0x00000fff) >> 0) |
| 5803 #define PHY_BB_TXIQCAL_MEAS_B0_TXIQC_MEAS_DATA1_0_MSB
23 |
| 5804 #define PHY_BB_TXIQCAL_MEAS_B0_TXIQC_MEAS_DATA1_0_LSB
12 |
| 5805 #define PHY_BB_TXIQCAL_MEAS_B0_TXIQC_MEAS_DATA1_0_MASK
0x00fff000 |
| 5806 #define PHY_BB_TXIQCAL_MEAS_B0_TXIQC_MEAS_DATA1_0_GET(x) ((
(x) & 0x00fff000) >> 12) |
| 5807 |
| 5808 /* macros for BB_txiqcal_start */ |
| 5809 #define PHY_BB_TXIQCAL_START_ADDRESS
0x0000a6d8 |
| 5810 #define PHY_BB_TXIQCAL_START_OFFSET
0x0000a6d8 |
| 5811 #define PHY_BB_TXIQCAL_START_DO_TX_IQCAL_MSB
0 |
| 5812 #define PHY_BB_TXIQCAL_START_DO_TX_IQCAL_LSB
0 |
| 5813 #define PHY_BB_TXIQCAL_START_DO_TX_IQCAL_MASK
0x00000001 |
| 5814 #define PHY_BB_TXIQCAL_START_DO_TX_IQCAL_GET(x) (
((x) & 0x00000001) >> 0) |
| 5815 #define PHY_BB_TXIQCAL_START_DO_TX_IQCAL_SET(x) (
((x) << 0) & 0x00000001) |
| 5816 |
| 5817 /* macros for BB_txiqcal_control_0 */ |
| 5818 #define PHY_BB_TXIQCAL_CONTROL_0_ADDRESS
0x0000a6dc |
| 5819 #define PHY_BB_TXIQCAL_CONTROL_0_OFFSET
0x0000a6dc |
| 5820 #define PHY_BB_TXIQCAL_CONTROL_0_IQC_TX_TABLE_SEL_MSB
0 |
| 5821 #define PHY_BB_TXIQCAL_CONTROL_0_IQC_TX_TABLE_SEL_LSB
0 |
| 5822 #define PHY_BB_TXIQCAL_CONTROL_0_IQC_TX_TABLE_SEL_MASK
0x00000001 |
| 5823 #define PHY_BB_TXIQCAL_CONTROL_0_IQC_TX_TABLE_SEL_GET(x) (
((x) & 0x00000001) >> 0) |
| 5824 #define PHY_BB_TXIQCAL_CONTROL_0_IQC_TX_TABLE_SEL_SET(x) (
((x) << 0) & 0x00000001) |
| 5825 #define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_MSB
6 |
| 5826 #define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_LSB
1 |
| 5827 #define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_MASK
0x0000007e |
| 5828 #define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_GET(x) (
((x) & 0x0000007e) >> 1) |
| 5829 #define PHY_BB_TXIQCAL_CONTROL_0_BASE_TX_TONE_DB_SET(x) (
((x) << 1) & 0x0000007e) |
| 5830 #define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_MSB
12 |
| 5831 #define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_LSB
7 |
| 5832 #define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_MASK
0x00001f80 |
| 5833 #define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_GET(x) (
((x) & 0x00001f80) >> 7) |
| 5834 #define PHY_BB_TXIQCAL_CONTROL_0_MAX_TX_TONE_GAIN_SET(x) (
((x) << 7) & 0x00001f80) |
| 5835 #define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_MSB
18 |
| 5836 #define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_LSB
13 |
| 5837 #define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_MASK
0x0007e000 |
| 5838 #define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_GET(x) ((
(x) & 0x0007e000) >> 13) |
| 5839 #define PHY_BB_TXIQCAL_CONTROL_0_MIN_TX_TONE_GAIN_SET(x) ((
(x) << 13) & 0x0007e000) |
| 5840 #define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_MSB
22 |
| 5841 #define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_LSB
19 |
| 5842 #define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_MASK
0x00780000 |
| 5843 #define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_GET(x) ((
(x) & 0x00780000) >> 19) |
| 5844 #define PHY_BB_TXIQCAL_CONTROL_0_CALTXSHIFT_DELAY_SET(x) ((
(x) << 19) & 0x00780000) |
| 5845 #define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_MSB
29 |
| 5846 #define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_LSB
23 |
| 5847 #define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_MASK
0x3f800000 |
| 5848 #define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_GET(x) ((
(x) & 0x3f800000) >> 23) |
| 5849 #define PHY_BB_TXIQCAL_CONTROL_0_LOOPBACK_DELAY_SET(x) ((
(x) << 23) & 0x3f800000) |
| 5850 |
| 5851 /* macros for BB_txiqcal_control_1 */ |
| 5852 #define PHY_BB_TXIQCAL_CONTROL_1_ADDRESS
0x0000a6e0 |
| 5853 #define PHY_BB_TXIQCAL_CONTROL_1_OFFSET
0x0000a6e0 |
| 5854 #define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_MSB
5 |
| 5855 #define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_LSB
0 |
| 5856 #define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_MASK
0x0000003f |
| 5857 #define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_GET(x) (
((x) & 0x0000003f) >> 0) |
| 5858 #define PHY_BB_TXIQCAL_CONTROL_1_RX_INIT_GAIN_DB_SET(x) (
((x) << 0) & 0x0000003f) |
| 5859 #define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_MSB
11 |
| 5860 #define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_LSB
6 |
| 5861 #define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_MASK
0x00000fc0 |
| 5862 #define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 5863 #define PHY_BB_TXIQCAL_CONTROL_1_MAX_RX_GAIN_DB_SET(x) (
((x) << 6) & 0x00000fc0) |
| 5864 #define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_MSB
17 |
| 5865 #define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_LSB
12 |
| 5866 #define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_MASK
0x0003f000 |
| 5867 #define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_GET(x) ((
(x) & 0x0003f000) >> 12) |
| 5868 #define PHY_BB_TXIQCAL_CONTROL_1_MIN_RX_GAIN_DB_SET(x) ((
(x) << 12) & 0x0003f000) |
| 5869 #define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_MSB
24 |
| 5870 #define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_LSB
18 |
| 5871 #define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_MASK
0x01fc0000 |
| 5872 #define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_GET(x) ((
(x) & 0x01fc0000) >> 18) |
| 5873 #define PHY_BB_TXIQCAL_CONTROL_1_IQCORR_I_Q_COFF_DELPT_SET(x) ((
(x) << 18) & 0x01fc0000) |
| 5874 |
| 5875 /* macros for BB_txiqcal_control_2 */ |
| 5876 #define PHY_BB_TXIQCAL_CONTROL_2_ADDRESS
0x0000a6e4 |
| 5877 #define PHY_BB_TXIQCAL_CONTROL_2_OFFSET
0x0000a6e4 |
| 5878 #define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_MSB
3 |
| 5879 #define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_LSB
0 |
| 5880 #define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_MASK
0x0000000f |
| 5881 #define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_GET(x) (
((x) & 0x0000000f) >> 0) |
| 5882 #define PHY_BB_TXIQCAL_CONTROL_2_IQC_FORCED_PAGAIN_SET(x) (
((x) << 0) & 0x0000000f) |
| 5883 #define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_MSB
8 |
| 5884 #define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_LSB
4 |
| 5885 #define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_MASK
0x000001f0 |
| 5886 #define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_GET(x) (
((x) & 0x000001f0) >> 4) |
| 5887 #define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MIN_TX_GAIN_SET(x) (
((x) << 4) & 0x000001f0) |
| 5888 #define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_MSB
13 |
| 5889 #define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_LSB
9 |
| 5890 #define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_MASK
0x00003e00 |
| 5891 #define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_GET(x) (
((x) & 0x00003e00) >> 9) |
| 5892 #define PHY_BB_TXIQCAL_CONTROL_2_IQCAL_MAX_TX_GAIN_SET(x) (
((x) << 9) & 0x00003e00) |
| 5893 |
| 5894 /* macros for BB_txiqcal_control_3 */ |
| 5895 #define PHY_BB_TXIQCAL_CONTROL_3_ADDRESS
0x0000a6e8 |
| 5896 #define PHY_BB_TXIQCAL_CONTROL_3_OFFSET
0x0000a6e8 |
| 5897 #define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_MSB
5 |
| 5898 #define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_LSB
0 |
| 5899 #define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_MASK
0x0000003f |
| 5900 #define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_GET(x) (
((x) & 0x0000003f) >> 0) |
| 5901 #define PHY_BB_TXIQCAL_CONTROL_3_PWR_HIGH_DB_SET(x) (
((x) << 0) & 0x0000003f) |
| 5902 #define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_MSB
11 |
| 5903 #define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_LSB
6 |
| 5904 #define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_MASK
0x00000fc0 |
| 5905 #define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 5906 #define PHY_BB_TXIQCAL_CONTROL_3_PWR_LOW_DB_SET(x) (
((x) << 6) & 0x00000fc0) |
| 5907 #define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_MSB
21 |
| 5908 #define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_LSB
12 |
| 5909 #define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_MASK
0x003ff000 |
| 5910 #define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_GET(x) ((
(x) & 0x003ff000) >> 12) |
| 5911 #define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_TONE_PHS_STEP_SET(x) ((
(x) << 12) & 0x003ff000) |
| 5912 #define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_MSB
23 |
| 5913 #define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_LSB
22 |
| 5914 #define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_MASK
0x00c00000 |
| 5915 #define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_GET(x) ((
(x) & 0x00c00000) >> 22) |
| 5916 #define PHY_BB_TXIQCAL_CONTROL_3_DC_EST_LEN_SET(x) ((
(x) << 22) & 0x00c00000) |
| 5917 #define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_MSB
24 |
| 5918 #define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_LSB
24 |
| 5919 #define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_MASK
0x01000000 |
| 5920 #define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_GET(x) ((
(x) & 0x01000000) >> 24) |
| 5921 #define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_LEN_SET(x) ((
(x) << 24) & 0x01000000) |
| 5922 #define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_MSB
26 |
| 5923 #define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_LSB
25 |
| 5924 #define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_MASK
0x06000000 |
| 5925 #define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_GET(x) ((
(x) & 0x06000000) >> 25) |
| 5926 #define PHY_BB_TXIQCAL_CONTROL_3_ADC_SAT_SEL_SET(x) ((
(x) << 25) & 0x06000000) |
| 5927 #define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_MEAS_LEN_MSB
28 |
| 5928 #define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_MEAS_LEN_LSB
27 |
| 5929 #define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_MEAS_LEN_MASK
0x18000000 |
| 5930 #define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_MEAS_LEN_GET(x) ((
(x) & 0x18000000) >> 27) |
| 5931 #define PHY_BB_TXIQCAL_CONTROL_3_IQCAL_MEAS_LEN_SET(x) ((
(x) << 27) & 0x18000000) |
| 5932 #define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_MSB
30 |
| 5933 #define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_LSB
29 |
| 5934 #define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_MASK
0x60000000 |
| 5935 #define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_GET(x) ((
(x) & 0x60000000) >> 29) |
| 5936 #define PHY_BB_TXIQCAL_CONTROL_3_DESIRED_SIZE_DB_SET(x) ((
(x) << 29) & 0x60000000) |
| 5937 #define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_MSB
31 |
| 5938 #define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_LSB
31 |
| 5939 #define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_MASK
0x80000000 |
| 5940 #define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_GET(x) ((
(x) & 0x80000000) >> 31) |
| 5941 #define PHY_BB_TXIQCAL_CONTROL_3_TX_IQCORR_EN_SET(x) ((
(x) << 31) & 0x80000000) |
| 5942 |
| 5943 /* macros for BB_txiq_corr_coeff_01_b0 */ |
| 5944 #define PHY_BB_TXIQ_CORR_COEFF_01_B0_ADDRESS
0x0000a6ec |
| 5945 #define PHY_BB_TXIQ_CORR_COEFF_01_B0_OFFSET
0x0000a6ec |
| 5946 #define PHY_BB_TXIQ_CORR_COEFF_01_B0_IQC_COEFF_TABLE_0_0_MSB
13 |
| 5947 #define PHY_BB_TXIQ_CORR_COEFF_01_B0_IQC_COEFF_TABLE_0_0_LSB
0 |
| 5948 #define PHY_BB_TXIQ_CORR_COEFF_01_B0_IQC_COEFF_TABLE_0_0_MASK
0x00003fff |
| 5949 #define PHY_BB_TXIQ_CORR_COEFF_01_B0_IQC_COEFF_TABLE_0_0_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5950 #define PHY_BB_TXIQ_CORR_COEFF_01_B0_IQC_COEFF_TABLE_0_0_SET(x) (
((x) << 0) & 0x00003fff) |
| 5951 #define PHY_BB_TXIQ_CORR_COEFF_01_B0_IQC_COEFF_TABLE_1_0_MSB
27 |
| 5952 #define PHY_BB_TXIQ_CORR_COEFF_01_B0_IQC_COEFF_TABLE_1_0_LSB
14 |
| 5953 #define PHY_BB_TXIQ_CORR_COEFF_01_B0_IQC_COEFF_TABLE_1_0_MASK
0x0fffc000 |
| 5954 #define PHY_BB_TXIQ_CORR_COEFF_01_B0_IQC_COEFF_TABLE_1_0_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5955 #define PHY_BB_TXIQ_CORR_COEFF_01_B0_IQC_COEFF_TABLE_1_0_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5956 |
| 5957 /* macros for BB_txiq_corr_coeff_23_b0 */ |
| 5958 #define PHY_BB_TXIQ_CORR_COEFF_23_B0_ADDRESS
0x0000a6f0 |
| 5959 #define PHY_BB_TXIQ_CORR_COEFF_23_B0_OFFSET
0x0000a6f0 |
| 5960 #define PHY_BB_TXIQ_CORR_COEFF_23_B0_IQC_COEFF_TABLE_2_0_MSB
13 |
| 5961 #define PHY_BB_TXIQ_CORR_COEFF_23_B0_IQC_COEFF_TABLE_2_0_LSB
0 |
| 5962 #define PHY_BB_TXIQ_CORR_COEFF_23_B0_IQC_COEFF_TABLE_2_0_MASK
0x00003fff |
| 5963 #define PHY_BB_TXIQ_CORR_COEFF_23_B0_IQC_COEFF_TABLE_2_0_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5964 #define PHY_BB_TXIQ_CORR_COEFF_23_B0_IQC_COEFF_TABLE_2_0_SET(x) (
((x) << 0) & 0x00003fff) |
| 5965 #define PHY_BB_TXIQ_CORR_COEFF_23_B0_IQC_COEFF_TABLE_3_0_MSB
27 |
| 5966 #define PHY_BB_TXIQ_CORR_COEFF_23_B0_IQC_COEFF_TABLE_3_0_LSB
14 |
| 5967 #define PHY_BB_TXIQ_CORR_COEFF_23_B0_IQC_COEFF_TABLE_3_0_MASK
0x0fffc000 |
| 5968 #define PHY_BB_TXIQ_CORR_COEFF_23_B0_IQC_COEFF_TABLE_3_0_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5969 #define PHY_BB_TXIQ_CORR_COEFF_23_B0_IQC_COEFF_TABLE_3_0_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5970 |
| 5971 /* macros for BB_txiq_corr_coeff_45_b0 */ |
| 5972 #define PHY_BB_TXIQ_CORR_COEFF_45_B0_ADDRESS
0x0000a6f4 |
| 5973 #define PHY_BB_TXIQ_CORR_COEFF_45_B0_OFFSET
0x0000a6f4 |
| 5974 #define PHY_BB_TXIQ_CORR_COEFF_45_B0_IQC_COEFF_TABLE_4_0_MSB
13 |
| 5975 #define PHY_BB_TXIQ_CORR_COEFF_45_B0_IQC_COEFF_TABLE_4_0_LSB
0 |
| 5976 #define PHY_BB_TXIQ_CORR_COEFF_45_B0_IQC_COEFF_TABLE_4_0_MASK
0x00003fff |
| 5977 #define PHY_BB_TXIQ_CORR_COEFF_45_B0_IQC_COEFF_TABLE_4_0_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5978 #define PHY_BB_TXIQ_CORR_COEFF_45_B0_IQC_COEFF_TABLE_4_0_SET(x) (
((x) << 0) & 0x00003fff) |
| 5979 #define PHY_BB_TXIQ_CORR_COEFF_45_B0_IQC_COEFF_TABLE_5_0_MSB
27 |
| 5980 #define PHY_BB_TXIQ_CORR_COEFF_45_B0_IQC_COEFF_TABLE_5_0_LSB
14 |
| 5981 #define PHY_BB_TXIQ_CORR_COEFF_45_B0_IQC_COEFF_TABLE_5_0_MASK
0x0fffc000 |
| 5982 #define PHY_BB_TXIQ_CORR_COEFF_45_B0_IQC_COEFF_TABLE_5_0_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5983 #define PHY_BB_TXIQ_CORR_COEFF_45_B0_IQC_COEFF_TABLE_5_0_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5984 |
| 5985 /* macros for BB_txiq_corr_coeff_67_b0 */ |
| 5986 #define PHY_BB_TXIQ_CORR_COEFF_67_B0_ADDRESS
0x0000a6f8 |
| 5987 #define PHY_BB_TXIQ_CORR_COEFF_67_B0_OFFSET
0x0000a6f8 |
| 5988 #define PHY_BB_TXIQ_CORR_COEFF_67_B0_IQC_COEFF_TABLE_6_0_MSB
13 |
| 5989 #define PHY_BB_TXIQ_CORR_COEFF_67_B0_IQC_COEFF_TABLE_6_0_LSB
0 |
| 5990 #define PHY_BB_TXIQ_CORR_COEFF_67_B0_IQC_COEFF_TABLE_6_0_MASK
0x00003fff |
| 5991 #define PHY_BB_TXIQ_CORR_COEFF_67_B0_IQC_COEFF_TABLE_6_0_GET(x) (
((x) & 0x00003fff) >> 0) |
| 5992 #define PHY_BB_TXIQ_CORR_COEFF_67_B0_IQC_COEFF_TABLE_6_0_SET(x) (
((x) << 0) & 0x00003fff) |
| 5993 #define PHY_BB_TXIQ_CORR_COEFF_67_B0_IQC_COEFF_TABLE_7_0_MSB
27 |
| 5994 #define PHY_BB_TXIQ_CORR_COEFF_67_B0_IQC_COEFF_TABLE_7_0_LSB
14 |
| 5995 #define PHY_BB_TXIQ_CORR_COEFF_67_B0_IQC_COEFF_TABLE_7_0_MASK
0x0fffc000 |
| 5996 #define PHY_BB_TXIQ_CORR_COEFF_67_B0_IQC_COEFF_TABLE_7_0_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 5997 #define PHY_BB_TXIQ_CORR_COEFF_67_B0_IQC_COEFF_TABLE_7_0_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 5998 |
| 5999 /* macros for BB_txiq_corr_coeff_89_b0 */ |
| 6000 #define PHY_BB_TXIQ_CORR_COEFF_89_B0_ADDRESS
0x0000a6fc |
| 6001 #define PHY_BB_TXIQ_CORR_COEFF_89_B0_OFFSET
0x0000a6fc |
| 6002 #define PHY_BB_TXIQ_CORR_COEFF_89_B0_IQC_COEFF_TABLE_8_0_MSB
13 |
| 6003 #define PHY_BB_TXIQ_CORR_COEFF_89_B0_IQC_COEFF_TABLE_8_0_LSB
0 |
| 6004 #define PHY_BB_TXIQ_CORR_COEFF_89_B0_IQC_COEFF_TABLE_8_0_MASK
0x00003fff |
| 6005 #define PHY_BB_TXIQ_CORR_COEFF_89_B0_IQC_COEFF_TABLE_8_0_GET(x) (
((x) & 0x00003fff) >> 0) |
| 6006 #define PHY_BB_TXIQ_CORR_COEFF_89_B0_IQC_COEFF_TABLE_8_0_SET(x) (
((x) << 0) & 0x00003fff) |
| 6007 #define PHY_BB_TXIQ_CORR_COEFF_89_B0_IQC_COEFF_TABLE_9_0_MSB
27 |
| 6008 #define PHY_BB_TXIQ_CORR_COEFF_89_B0_IQC_COEFF_TABLE_9_0_LSB
14 |
| 6009 #define PHY_BB_TXIQ_CORR_COEFF_89_B0_IQC_COEFF_TABLE_9_0_MASK
0x0fffc000 |
| 6010 #define PHY_BB_TXIQ_CORR_COEFF_89_B0_IQC_COEFF_TABLE_9_0_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 6011 #define PHY_BB_TXIQ_CORR_COEFF_89_B0_IQC_COEFF_TABLE_9_0_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 6012 |
| 6013 /* macros for BB_txiq_corr_coeff_ab_b0 */ |
| 6014 #define PHY_BB_TXIQ_CORR_COEFF_AB_B0_ADDRESS
0x0000a700 |
| 6015 #define PHY_BB_TXIQ_CORR_COEFF_AB_B0_OFFSET
0x0000a700 |
| 6016 #define PHY_BB_TXIQ_CORR_COEFF_AB_B0_IQC_COEFF_TABLE_A_0_MSB
13 |
| 6017 #define PHY_BB_TXIQ_CORR_COEFF_AB_B0_IQC_COEFF_TABLE_A_0_LSB
0 |
| 6018 #define PHY_BB_TXIQ_CORR_COEFF_AB_B0_IQC_COEFF_TABLE_A_0_MASK
0x00003fff |
| 6019 #define PHY_BB_TXIQ_CORR_COEFF_AB_B0_IQC_COEFF_TABLE_A_0_GET(x) (
((x) & 0x00003fff) >> 0) |
| 6020 #define PHY_BB_TXIQ_CORR_COEFF_AB_B0_IQC_COEFF_TABLE_A_0_SET(x) (
((x) << 0) & 0x00003fff) |
| 6021 #define PHY_BB_TXIQ_CORR_COEFF_AB_B0_IQC_COEFF_TABLE_B_0_MSB
27 |
| 6022 #define PHY_BB_TXIQ_CORR_COEFF_AB_B0_IQC_COEFF_TABLE_B_0_LSB
14 |
| 6023 #define PHY_BB_TXIQ_CORR_COEFF_AB_B0_IQC_COEFF_TABLE_B_0_MASK
0x0fffc000 |
| 6024 #define PHY_BB_TXIQ_CORR_COEFF_AB_B0_IQC_COEFF_TABLE_B_0_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 6025 #define PHY_BB_TXIQ_CORR_COEFF_AB_B0_IQC_COEFF_TABLE_B_0_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 6026 |
| 6027 /* macros for BB_txiq_corr_coeff_cd_b0 */ |
| 6028 #define PHY_BB_TXIQ_CORR_COEFF_CD_B0_ADDRESS
0x0000a704 |
| 6029 #define PHY_BB_TXIQ_CORR_COEFF_CD_B0_OFFSET
0x0000a704 |
| 6030 #define PHY_BB_TXIQ_CORR_COEFF_CD_B0_IQC_COEFF_TABLE_C_0_MSB
13 |
| 6031 #define PHY_BB_TXIQ_CORR_COEFF_CD_B0_IQC_COEFF_TABLE_C_0_LSB
0 |
| 6032 #define PHY_BB_TXIQ_CORR_COEFF_CD_B0_IQC_COEFF_TABLE_C_0_MASK
0x00003fff |
| 6033 #define PHY_BB_TXIQ_CORR_COEFF_CD_B0_IQC_COEFF_TABLE_C_0_GET(x) (
((x) & 0x00003fff) >> 0) |
| 6034 #define PHY_BB_TXIQ_CORR_COEFF_CD_B0_IQC_COEFF_TABLE_C_0_SET(x) (
((x) << 0) & 0x00003fff) |
| 6035 #define PHY_BB_TXIQ_CORR_COEFF_CD_B0_IQC_COEFF_TABLE_D_0_MSB
27 |
| 6036 #define PHY_BB_TXIQ_CORR_COEFF_CD_B0_IQC_COEFF_TABLE_D_0_LSB
14 |
| 6037 #define PHY_BB_TXIQ_CORR_COEFF_CD_B0_IQC_COEFF_TABLE_D_0_MASK
0x0fffc000 |
| 6038 #define PHY_BB_TXIQ_CORR_COEFF_CD_B0_IQC_COEFF_TABLE_D_0_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 6039 #define PHY_BB_TXIQ_CORR_COEFF_CD_B0_IQC_COEFF_TABLE_D_0_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 6040 |
| 6041 /* macros for BB_txiq_corr_coeff_ef_b0 */ |
| 6042 #define PHY_BB_TXIQ_CORR_COEFF_EF_B0_ADDRESS
0x0000a708 |
| 6043 #define PHY_BB_TXIQ_CORR_COEFF_EF_B0_OFFSET
0x0000a708 |
| 6044 #define PHY_BB_TXIQ_CORR_COEFF_EF_B0_IQC_COEFF_TABLE_E_0_MSB
13 |
| 6045 #define PHY_BB_TXIQ_CORR_COEFF_EF_B0_IQC_COEFF_TABLE_E_0_LSB
0 |
| 6046 #define PHY_BB_TXIQ_CORR_COEFF_EF_B0_IQC_COEFF_TABLE_E_0_MASK
0x00003fff |
| 6047 #define PHY_BB_TXIQ_CORR_COEFF_EF_B0_IQC_COEFF_TABLE_E_0_GET(x) (
((x) & 0x00003fff) >> 0) |
| 6048 #define PHY_BB_TXIQ_CORR_COEFF_EF_B0_IQC_COEFF_TABLE_E_0_SET(x) (
((x) << 0) & 0x00003fff) |
| 6049 #define PHY_BB_TXIQ_CORR_COEFF_EF_B0_IQC_COEFF_TABLE_F_0_MSB
27 |
| 6050 #define PHY_BB_TXIQ_CORR_COEFF_EF_B0_IQC_COEFF_TABLE_F_0_LSB
14 |
| 6051 #define PHY_BB_TXIQ_CORR_COEFF_EF_B0_IQC_COEFF_TABLE_F_0_MASK
0x0fffc000 |
| 6052 #define PHY_BB_TXIQ_CORR_COEFF_EF_B0_IQC_COEFF_TABLE_F_0_GET(x) ((
(x) & 0x0fffc000) >> 14) |
| 6053 #define PHY_BB_TXIQ_CORR_COEFF_EF_B0_IQC_COEFF_TABLE_F_0_SET(x) ((
(x) << 14) & 0x0fffc000) |
| 6054 |
| 6055 /* macros for BB_cal_rxbb_gain_tbl_0 */ |
| 6056 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_ADDRESS
0x0000a70c |
| 6057 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_OFFSET
0x0000a70c |
| 6058 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_MSB
5 |
| 6059 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_LSB
0 |
| 6060 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_MASK
0x0000003f |
| 6061 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_GET(x) (
((x) & 0x0000003f) >> 0) |
| 6062 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_0_SET(x) (
((x) << 0) & 0x0000003f) |
| 6063 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_MSB
11 |
| 6064 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_LSB
6 |
| 6065 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_MASK
0x00000fc0 |
| 6066 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 6067 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_1_SET(x) (
((x) << 6) & 0x00000fc0) |
| 6068 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_MSB
17 |
| 6069 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_LSB
12 |
| 6070 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_MASK
0x0003f000 |
| 6071 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_GET(x) ((
(x) & 0x0003f000) >> 12) |
| 6072 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_2_SET(x) ((
(x) << 12) & 0x0003f000) |
| 6073 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_MSB
23 |
| 6074 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_LSB
18 |
| 6075 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_MASK
0x00fc0000 |
| 6076 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_GET(x) ((
(x) & 0x00fc0000) >> 18) |
| 6077 #define PHY_BB_CAL_RXBB_GAIN_TBL_0_TXCAL_RX_BB_GAIN_TABLE_3_SET(x) ((
(x) << 18) & 0x00fc0000) |
| 6078 |
| 6079 /* macros for BB_cal_rxbb_gain_tbl_4 */ |
| 6080 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_ADDRESS
0x0000a710 |
| 6081 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_OFFSET
0x0000a710 |
| 6082 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_MSB
5 |
| 6083 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_LSB
0 |
| 6084 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_MASK
0x0000003f |
| 6085 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_GET(x) (
((x) & 0x0000003f) >> 0) |
| 6086 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_4_SET(x) (
((x) << 0) & 0x0000003f) |
| 6087 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_MSB
11 |
| 6088 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_LSB
6 |
| 6089 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_MASK
0x00000fc0 |
| 6090 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 6091 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_5_SET(x) (
((x) << 6) & 0x00000fc0) |
| 6092 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_MSB
17 |
| 6093 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_LSB
12 |
| 6094 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_MASK
0x0003f000 |
| 6095 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_GET(x) ((
(x) & 0x0003f000) >> 12) |
| 6096 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_6_SET(x) ((
(x) << 12) & 0x0003f000) |
| 6097 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_MSB
23 |
| 6098 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_LSB
18 |
| 6099 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_MASK
0x00fc0000 |
| 6100 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_GET(x) ((
(x) & 0x00fc0000) >> 18) |
| 6101 #define PHY_BB_CAL_RXBB_GAIN_TBL_4_TXCAL_RX_BB_GAIN_TABLE_7_SET(x) ((
(x) << 18) & 0x00fc0000) |
| 6102 |
| 6103 /* macros for BB_cal_rxbb_gain_tbl_8 */ |
| 6104 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_ADDRESS
0x0000a714 |
| 6105 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_OFFSET
0x0000a714 |
| 6106 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_MSB
5 |
| 6107 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_LSB
0 |
| 6108 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_MASK
0x0000003f |
| 6109 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_GET(x) (
((x) & 0x0000003f) >> 0) |
| 6110 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_8_SET(x) (
((x) << 0) & 0x0000003f) |
| 6111 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_MSB
11 |
| 6112 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_LSB
6 |
| 6113 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_MASK
0x00000fc0 |
| 6114 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 6115 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_9_SET(x) (
((x) << 6) & 0x00000fc0) |
| 6116 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_MSB
17 |
| 6117 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_LSB
12 |
| 6118 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_MASK
0x0003f000 |
| 6119 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_GET(x) ((
(x) & 0x0003f000) >> 12) |
| 6120 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_10_SET(x) ((
(x) << 12) & 0x0003f000) |
| 6121 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_MSB
23 |
| 6122 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_LSB
18 |
| 6123 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_MASK
0x00fc0000 |
| 6124 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_GET(x) ((
(x) & 0x00fc0000) >> 18) |
| 6125 #define PHY_BB_CAL_RXBB_GAIN_TBL_8_TXCAL_RX_BB_GAIN_TABLE_11_SET(x) ((
(x) << 18) & 0x00fc0000) |
| 6126 |
| 6127 /* macros for BB_cal_rxbb_gain_tbl_12 */ |
| 6128 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_ADDRESS
0x0000a718 |
| 6129 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_OFFSET
0x0000a718 |
| 6130 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_MSB
5 |
| 6131 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_LSB
0 |
| 6132 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_MASK
0x0000003f |
| 6133 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_GET(x) (
((x) & 0x0000003f) >> 0) |
| 6134 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_12_SET(x) (
((x) << 0) & 0x0000003f) |
| 6135 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_MSB
11 |
| 6136 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_LSB
6 |
| 6137 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_MASK
0x00000fc0 |
| 6138 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 6139 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_13_SET(x) (
((x) << 6) & 0x00000fc0) |
| 6140 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_MSB
17 |
| 6141 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_LSB
12 |
| 6142 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_MASK
0x0003f000 |
| 6143 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_GET(x) ((
(x) & 0x0003f000) >> 12) |
| 6144 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_14_SET(x) ((
(x) << 12) & 0x0003f000) |
| 6145 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_MSB
23 |
| 6146 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_LSB
18 |
| 6147 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_MASK
0x00fc0000 |
| 6148 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_GET(x) ((
(x) & 0x00fc0000) >> 18) |
| 6149 #define PHY_BB_CAL_RXBB_GAIN_TBL_12_TXCAL_RX_BB_GAIN_TABLE_15_SET(x) ((
(x) << 18) & 0x00fc0000) |
| 6150 |
| 6151 /* macros for BB_cal_rxbb_gain_tbl_16 */ |
| 6152 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_ADDRESS
0x0000a71c |
| 6153 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_OFFSET
0x0000a71c |
| 6154 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_MSB
5 |
| 6155 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_LSB
0 |
| 6156 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_MASK
0x0000003f |
| 6157 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_GET(x) (
((x) & 0x0000003f) >> 0) |
| 6158 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_16_SET(x) (
((x) << 0) & 0x0000003f) |
| 6159 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_MSB
11 |
| 6160 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_LSB
6 |
| 6161 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_MASK
0x00000fc0 |
| 6162 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 6163 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_17_SET(x) (
((x) << 6) & 0x00000fc0) |
| 6164 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_MSB
17 |
| 6165 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_LSB
12 |
| 6166 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_MASK
0x0003f000 |
| 6167 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_GET(x) ((
(x) & 0x0003f000) >> 12) |
| 6168 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_18_SET(x) ((
(x) << 12) & 0x0003f000) |
| 6169 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_MSB
23 |
| 6170 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_LSB
18 |
| 6171 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_MASK
0x00fc0000 |
| 6172 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_GET(x) ((
(x) & 0x00fc0000) >> 18) |
| 6173 #define PHY_BB_CAL_RXBB_GAIN_TBL_16_TXCAL_RX_BB_GAIN_TABLE_19_SET(x) ((
(x) << 18) & 0x00fc0000) |
| 6174 |
| 6175 /* macros for BB_cal_rxbb_gain_tbl_20 */ |
| 6176 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_ADDRESS
0x0000a720 |
| 6177 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_OFFSET
0x0000a720 |
| 6178 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_MSB
5 |
| 6179 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_LSB
0 |
| 6180 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_MASK
0x0000003f |
| 6181 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_GET(x) (
((x) & 0x0000003f) >> 0) |
| 6182 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_20_SET(x) (
((x) << 0) & 0x0000003f) |
| 6183 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_MSB
11 |
| 6184 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_LSB
6 |
| 6185 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_MASK
0x00000fc0 |
| 6186 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 6187 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_21_SET(x) (
((x) << 6) & 0x00000fc0) |
| 6188 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_MSB
17 |
| 6189 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_LSB
12 |
| 6190 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_MASK
0x0003f000 |
| 6191 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_GET(x) ((
(x) & 0x0003f000) >> 12) |
| 6192 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_22_SET(x) ((
(x) << 12) & 0x0003f000) |
| 6193 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_MSB
23 |
| 6194 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_LSB
18 |
| 6195 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_MASK
0x00fc0000 |
| 6196 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_GET(x) ((
(x) & 0x00fc0000) >> 18) |
| 6197 #define PHY_BB_CAL_RXBB_GAIN_TBL_20_TXCAL_RX_BB_GAIN_TABLE_23_SET(x) ((
(x) << 18) & 0x00fc0000) |
| 6198 |
| 6199 /* macros for BB_cal_rxbb_gain_tbl_24 */ |
| 6200 #define PHY_BB_CAL_RXBB_GAIN_TBL_24_ADDRESS
0x0000a724 |
| 6201 #define PHY_BB_CAL_RXBB_GAIN_TBL_24_OFFSET
0x0000a724 |
| 6202 #define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_MSB
5 |
| 6203 #define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_LSB
0 |
| 6204 #define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_MASK
0x0000003f |
| 6205 #define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_GET(x) (
((x) & 0x0000003f) >> 0) |
| 6206 #define PHY_BB_CAL_RXBB_GAIN_TBL_24_TXCAL_RX_BB_GAIN_TABLE_24_SET(x) (
((x) << 0) & 0x0000003f) |
| 6207 |
| 6208 /* macros for BB_txiqcal_status_b0 */ |
| 6209 #define PHY_BB_TXIQCAL_STATUS_B0_ADDRESS
0x0000a728 |
| 6210 #define PHY_BB_TXIQCAL_STATUS_B0_OFFSET
0x0000a728 |
| 6211 #define PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_MSB
0 |
| 6212 #define PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_LSB
0 |
| 6213 #define PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_MASK
0x00000001 |
| 6214 #define PHY_BB_TXIQCAL_STATUS_B0_TXIQCAL_FAILED_0_GET(x) (
((x) & 0x00000001) >> 0) |
| 6215 #define PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_MSB
5 |
| 6216 #define PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_LSB
1 |
| 6217 #define PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_MASK
0x0000003e |
| 6218 #define PHY_BB_TXIQCAL_STATUS_B0_CALIBRATED_GAINS_0_GET(x) (
((x) & 0x0000003e) >> 1) |
| 6219 #define PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_MSB
11 |
| 6220 #define PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_LSB
6 |
| 6221 #define PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_MASK
0x00000fc0 |
| 6222 #define PHY_BB_TXIQCAL_STATUS_B0_TONE_GAIN_USED_0_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 6223 #define PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_MSB
17 |
| 6224 #define PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_LSB
12 |
| 6225 #define PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_MASK
0x0003f000 |
| 6226 #define PHY_BB_TXIQCAL_STATUS_B0_RX_GAIN_USED_0_GET(x) ((
(x) & 0x0003f000) >> 12) |
| 6227 #define PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_MSB
24 |
| 6228 #define PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_LSB
18 |
| 6229 #define PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_MASK
0x01fc0000 |
| 6230 #define PHY_BB_TXIQCAL_STATUS_B0_LAST_MEAS_ADDR_0_GET(x) ((
(x) & 0x01fc0000) >> 18) |
| 6231 |
| 6232 /* macros for BB_paprd_trainer_cntl1 */ |
| 6233 #define PHY_BB_PAPRD_TRAINER_CNTL1_ADDRESS
0x0000a72c |
| 6234 #define PHY_BB_PAPRD_TRAINER_CNTL1_OFFSET
0x0000a72c |
| 6235 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_TRAIN_ENABLE_MSB
0 |
| 6236 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_TRAIN_ENABLE_LSB
0 |
| 6237 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_TRAIN_ENABLE_MASK
0x00000001 |
| 6238 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_TRAIN_ENABLE_GET(x) (
((x) & 0x00000001) >> 0) |
| 6239 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_TRAIN_ENABLE_SET(x) (
((x) << 0) & 0x00000001) |
| 6240 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_AGC2_SETTLING_MSB
7 |
| 6241 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_AGC2_SETTLING_LSB
1 |
| 6242 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_AGC2_SETTLING_MASK
0x000000fe |
| 6243 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_AGC2_SETTLING_GET(x) (
((x) & 0x000000fe) >> 1) |
| 6244 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_AGC2_SETTLING_SET(x) (
((x) << 1) & 0x000000fe) |
| 6245 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_IQCORR_ENABLE_MSB
8 |
| 6246 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_IQCORR_ENABLE_LSB
8 |
| 6247 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_IQCORR_ENABLE_MASK
0x00000100 |
| 6248 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_IQCORR_ENABLE_GET(x) (
((x) & 0x00000100) >> 8) |
| 6249 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_IQCORR_ENABLE_SET(x) (
((x) << 8) & 0x00000100) |
| 6250 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_RX_BB_GAIN_FORCE_MSB
9 |
| 6251 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_RX_BB_GAIN_FORCE_LSB
9 |
| 6252 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_RX_BB_GAIN_FORCE_MASK
0x00000200 |
| 6253 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_RX_BB_GAIN_FORCE_GET(x) (
((x) & 0x00000200) >> 9) |
| 6254 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_RX_BB_GAIN_FORCE_SET(x) (
((x) << 9) & 0x00000200) |
| 6255 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_TX_GAIN_FORCE_MSB
10 |
| 6256 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_TX_GAIN_FORCE_LSB
10 |
| 6257 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_TX_GAIN_FORCE_MASK
0x00000400 |
| 6258 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_TX_GAIN_FORCE_GET(x) ((
(x) & 0x00000400) >> 10) |
| 6259 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_TX_GAIN_FORCE_SET(x) ((
(x) << 10) & 0x00000400) |
| 6260 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_ENABLE_MSB
11 |
| 6261 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_ENABLE_LSB
11 |
| 6262 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_ENABLE_MASK
0x00000800 |
| 6263 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_ENABLE_GET(x) ((
(x) & 0x00000800) >> 11) |
| 6264 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_ENABLE_SET(x) ((
(x) << 11) & 0x00000800) |
| 6265 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_SKIP_MSB
18 |
| 6266 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_SKIP_LSB
12 |
| 6267 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_SKIP_MASK
0x0007f000 |
| 6268 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_SKIP_GET(x) ((
(x) & 0x0007f000) >> 12) |
| 6269 #define PHY_BB_PAPRD_TRAINER_CNTL1_CF_PAPRD_LB_SKIP_SET(x) ((
(x) << 12) & 0x0007f000) |
| 6270 |
| 6271 /* macros for BB_paprd_trainer_cntl2 */ |
| 6272 #define PHY_BB_PAPRD_TRAINER_CNTL2_ADDRESS
0x0000a730 |
| 6273 #define PHY_BB_PAPRD_TRAINER_CNTL2_OFFSET
0x0000a730 |
| 6274 #define PHY_BB_PAPRD_TRAINER_CNTL2_CF_PAPRD_INIT_RX_BB_GAIN_MSB
31 |
| 6275 #define PHY_BB_PAPRD_TRAINER_CNTL2_CF_PAPRD_INIT_RX_BB_GAIN_LSB
0 |
| 6276 #define PHY_BB_PAPRD_TRAINER_CNTL2_CF_PAPRD_INIT_RX_BB_GAIN_MASK
0xffffffff |
| 6277 #define PHY_BB_PAPRD_TRAINER_CNTL2_CF_PAPRD_INIT_RX_BB_GAIN_GET(x) (
((x) & 0xffffffff) >> 0) |
| 6278 #define PHY_BB_PAPRD_TRAINER_CNTL2_CF_PAPRD_INIT_RX_BB_GAIN_SET(x) (
((x) << 0) & 0xffffffff) |
| 6279 |
| 6280 /* macros for BB_paprd_trainer_cntl3 */ |
| 6281 #define PHY_BB_PAPRD_TRAINER_CNTL3_ADDRESS
0x0000a734 |
| 6282 #define PHY_BB_PAPRD_TRAINER_CNTL3_OFFSET
0x0000a734 |
| 6283 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_ADC_DESIRED_SIZE_MSB
5 |
| 6284 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_ADC_DESIRED_SIZE_LSB
0 |
| 6285 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_ADC_DESIRED_SIZE_MASK
0x0000003f |
| 6286 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_ADC_DESIRED_SIZE_GET(x) (
((x) & 0x0000003f) >> 0) |
| 6287 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_ADC_DESIRED_SIZE_SET(x) (
((x) << 0) & 0x0000003f) |
| 6288 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_QUICK_DROP_MSB
11 |
| 6289 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_QUICK_DROP_LSB
6 |
| 6290 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_QUICK_DROP_MASK
0x00000fc0 |
| 6291 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_QUICK_DROP_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 6292 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_QUICK_DROP_SET(x) (
((x) << 6) & 0x00000fc0) |
| 6293 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_MIN_LOOPBACK_DEL_MSB
16 |
| 6294 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_MIN_LOOPBACK_DEL_LSB
12 |
| 6295 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_MIN_LOOPBACK_DEL_MASK
0x0001f000 |
| 6296 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_MIN_LOOPBACK_DEL_GET(x) ((
(x) & 0x0001f000) >> 12) |
| 6297 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_MIN_LOOPBACK_DEL_SET(x) ((
(x) << 12) & 0x0001f000) |
| 6298 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_NUM_CORR_STAGES_MSB
19 |
| 6299 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_NUM_CORR_STAGES_LSB
17 |
| 6300 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_NUM_CORR_STAGES_MASK
0x000e0000 |
| 6301 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_NUM_CORR_STAGES_GET(x) ((
(x) & 0x000e0000) >> 17) |
| 6302 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_NUM_CORR_STAGES_SET(x) ((
(x) << 17) & 0x000e0000) |
| 6303 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_COARSE_CORR_LEN_MSB
23 |
| 6304 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_COARSE_CORR_LEN_LSB
20 |
| 6305 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_COARSE_CORR_LEN_MASK
0x00f00000 |
| 6306 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_COARSE_CORR_LEN_GET(x) ((
(x) & 0x00f00000) >> 20) |
| 6307 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_COARSE_CORR_LEN_SET(x) ((
(x) << 20) & 0x00f00000) |
| 6308 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_FINE_CORR_LEN_MSB
27 |
| 6309 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_FINE_CORR_LEN_LSB
24 |
| 6310 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_FINE_CORR_LEN_MASK
0x0f000000 |
| 6311 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_FINE_CORR_LEN_GET(x) ((
(x) & 0x0f000000) >> 24) |
| 6312 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_FINE_CORR_LEN_SET(x) ((
(x) << 24) & 0x0f000000) |
| 6313 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_BBTXMIX_DISABLE_MSB
28 |
| 6314 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_BBTXMIX_DISABLE_LSB
28 |
| 6315 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_BBTXMIX_DISABLE_MASK
0x10000000 |
| 6316 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_BBTXMIX_DISABLE_GET(x) ((
(x) & 0x10000000) >> 28) |
| 6317 #define PHY_BB_PAPRD_TRAINER_CNTL3_CF_PAPRD_BBTXMIX_DISABLE_SET(x) ((
(x) << 28) & 0x10000000) |
| 6318 |
| 6319 /* macros for BB_paprd_trainer_cntl4 */ |
| 6320 #define PHY_BB_PAPRD_TRAINER_CNTL4_ADDRESS
0x0000a738 |
| 6321 #define PHY_BB_PAPRD_TRAINER_CNTL4_OFFSET
0x0000a738 |
| 6322 #define PHY_BB_PAPRD_TRAINER_CNTL4_CF_PAPRD_MIN_CORR_MSB
11 |
| 6323 #define PHY_BB_PAPRD_TRAINER_CNTL4_CF_PAPRD_MIN_CORR_LSB
0 |
| 6324 #define PHY_BB_PAPRD_TRAINER_CNTL4_CF_PAPRD_MIN_CORR_MASK
0x00000fff |
| 6325 #define PHY_BB_PAPRD_TRAINER_CNTL4_CF_PAPRD_MIN_CORR_GET(x) (
((x) & 0x00000fff) >> 0) |
| 6326 #define PHY_BB_PAPRD_TRAINER_CNTL4_CF_PAPRD_MIN_CORR_SET(x) (
((x) << 0) & 0x00000fff) |
| 6327 #define PHY_BB_PAPRD_TRAINER_CNTL4_CF_PAPRD_SAFETY_DELTA_MSB
15 |
| 6328 #define PHY_BB_PAPRD_TRAINER_CNTL4_CF_PAPRD_SAFETY_DELTA_LSB
12 |
| 6329 #define PHY_BB_PAPRD_TRAINER_CNTL4_CF_PAPRD_SAFETY_DELTA_MASK
0x0000f000 |
| 6330 #define PHY_BB_PAPRD_TRAINER_CNTL4_CF_PAPRD_SAFETY_DELTA_GET(x) ((
(x) & 0x0000f000) >> 12) |
| 6331 #define PHY_BB_PAPRD_TRAINER_CNTL4_CF_PAPRD_SAFETY_DELTA_SET(x) ((
(x) << 12) & 0x0000f000) |
| 6332 #define PHY_BB_PAPRD_TRAINER_CNTL4_CF_PAPRD_NUM_TRAIN_SAMPLES_MSB
25 |
| 6333 #define PHY_BB_PAPRD_TRAINER_CNTL4_CF_PAPRD_NUM_TRAIN_SAMPLES_LSB
16 |
| 6334 #define PHY_BB_PAPRD_TRAINER_CNTL4_CF_PAPRD_NUM_TRAIN_SAMPLES_MASK
0x03ff0000 |
| 6335 #define PHY_BB_PAPRD_TRAINER_CNTL4_CF_PAPRD_NUM_TRAIN_SAMPLES_GET(x) ((
(x) & 0x03ff0000) >> 16) |
| 6336 #define PHY_BB_PAPRD_TRAINER_CNTL4_CF_PAPRD_NUM_TRAIN_SAMPLES_SET(x) ((
(x) << 16) & 0x03ff0000) |
| 6337 |
| 6338 /* macros for BB_paprd_trainer_stat1 */ |
| 6339 #define PHY_BB_PAPRD_TRAINER_STAT1_ADDRESS
0x0000a73c |
| 6340 #define PHY_BB_PAPRD_TRAINER_STAT1_OFFSET
0x0000a73c |
| 6341 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_DONE_MSB
0 |
| 6342 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_DONE_LSB
0 |
| 6343 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_DONE_MASK
0x00000001 |
| 6344 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_DONE_GET(x) (
((x) & 0x00000001) >> 0) |
| 6345 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_DONE_SET(x) (
((x) << 0) & 0x00000001) |
| 6346 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_INCOMPLETE_MSB
1 |
| 6347 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_INCOMPLETE_LSB
1 |
| 6348 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_INCOMPLETE_MASK
0x00000002 |
| 6349 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_INCOMPLETE_GET(x) (
((x) & 0x00000002) >> 1) |
| 6350 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_CORR_ERR_MSB
2 |
| 6351 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_CORR_ERR_LSB
2 |
| 6352 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_CORR_ERR_MASK
0x00000004 |
| 6353 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_CORR_ERR_GET(x) (
((x) & 0x00000004) >> 2) |
| 6354 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_ACTIVE_MSB
3 |
| 6355 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_ACTIVE_LSB
3 |
| 6356 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_ACTIVE_MASK
0x00000008 |
| 6357 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_TRAIN_ACTIVE_GET(x) (
((x) & 0x00000008) >> 3) |
| 6358 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_RX_GAIN_IDX_MSB
8 |
| 6359 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_RX_GAIN_IDX_LSB
4 |
| 6360 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_RX_GAIN_IDX_MASK
0x000001f0 |
| 6361 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_RX_GAIN_IDX_GET(x) (
((x) & 0x000001f0) >> 4) |
| 6362 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_AGC2_PWR_MSB
16 |
| 6363 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_AGC2_PWR_LSB
9 |
| 6364 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_AGC2_PWR_MASK
0x0001fe00 |
| 6365 #define PHY_BB_PAPRD_TRAINER_STAT1_PAPRD_AGC2_PWR_GET(x) (
((x) & 0x0001fe00) >> 9) |
| 6366 |
| 6367 /* macros for BB_paprd_trainer_stat2 */ |
| 6368 #define PHY_BB_PAPRD_TRAINER_STAT2_ADDRESS
0x0000a740 |
| 6369 #define PHY_BB_PAPRD_TRAINER_STAT2_OFFSET
0x0000a740 |
| 6370 #define PHY_BB_PAPRD_TRAINER_STAT2_PAPRD_FINE_VAL_MSB
15 |
| 6371 #define PHY_BB_PAPRD_TRAINER_STAT2_PAPRD_FINE_VAL_LSB
0 |
| 6372 #define PHY_BB_PAPRD_TRAINER_STAT2_PAPRD_FINE_VAL_MASK
0x0000ffff |
| 6373 #define PHY_BB_PAPRD_TRAINER_STAT2_PAPRD_FINE_VAL_GET(x) (
((x) & 0x0000ffff) >> 0) |
| 6374 #define PHY_BB_PAPRD_TRAINER_STAT2_PAPRD_COARSE_IDX_MSB
20 |
| 6375 #define PHY_BB_PAPRD_TRAINER_STAT2_PAPRD_COARSE_IDX_LSB
16 |
| 6376 #define PHY_BB_PAPRD_TRAINER_STAT2_PAPRD_COARSE_IDX_MASK
0x001f0000 |
| 6377 #define PHY_BB_PAPRD_TRAINER_STAT2_PAPRD_COARSE_IDX_GET(x) ((
(x) & 0x001f0000) >> 16) |
| 6378 #define PHY_BB_PAPRD_TRAINER_STAT2_PAPRD_FINE_IDX_MSB
22 |
| 6379 #define PHY_BB_PAPRD_TRAINER_STAT2_PAPRD_FINE_IDX_LSB
21 |
| 6380 #define PHY_BB_PAPRD_TRAINER_STAT2_PAPRD_FINE_IDX_MASK
0x00600000 |
| 6381 #define PHY_BB_PAPRD_TRAINER_STAT2_PAPRD_FINE_IDX_GET(x) ((
(x) & 0x00600000) >> 21) |
| 6382 |
| 6383 /* macros for BB_paprd_trainer_stat3 */ |
| 6384 #define PHY_BB_PAPRD_TRAINER_STAT3_ADDRESS
0x0000a744 |
| 6385 #define PHY_BB_PAPRD_TRAINER_STAT3_OFFSET
0x0000a744 |
| 6386 #define PHY_BB_PAPRD_TRAINER_STAT3_PAPRD_TRAIN_SAMPLES_CNT_MSB
19 |
| 6387 #define PHY_BB_PAPRD_TRAINER_STAT3_PAPRD_TRAIN_SAMPLES_CNT_LSB
0 |
| 6388 #define PHY_BB_PAPRD_TRAINER_STAT3_PAPRD_TRAIN_SAMPLES_CNT_MASK
0x000fffff |
| 6389 #define PHY_BB_PAPRD_TRAINER_STAT3_PAPRD_TRAIN_SAMPLES_CNT_GET(x) (
((x) & 0x000fffff) >> 0) |
| 6390 |
| 6391 /* macros for BB_fcal_1 */ |
| 6392 #define PHY_BB_FCAL_1_ADDRESS
0x0000a7d8 |
| 6393 #define PHY_BB_FCAL_1_OFFSET
0x0000a7d8 |
| 6394 #define PHY_BB_FCAL_1_FLC_PB_FSTEP_MSB
9 |
| 6395 #define PHY_BB_FCAL_1_FLC_PB_FSTEP_LSB
0 |
| 6396 #define PHY_BB_FCAL_1_FLC_PB_FSTEP_MASK
0x000003ff |
| 6397 #define PHY_BB_FCAL_1_FLC_PB_FSTEP_GET(x) (
((x) & 0x000003ff) >> 0) |
| 6398 #define PHY_BB_FCAL_1_FLC_PB_FSTEP_SET(x) (
((x) << 0) & 0x000003ff) |
| 6399 #define PHY_BB_FCAL_1_FLC_SB_FSTEP_MSB
19 |
| 6400 #define PHY_BB_FCAL_1_FLC_SB_FSTEP_LSB
10 |
| 6401 #define PHY_BB_FCAL_1_FLC_SB_FSTEP_MASK
0x000ffc00 |
| 6402 #define PHY_BB_FCAL_1_FLC_SB_FSTEP_GET(x) ((
(x) & 0x000ffc00) >> 10) |
| 6403 #define PHY_BB_FCAL_1_FLC_SB_FSTEP_SET(x) ((
(x) << 10) & 0x000ffc00) |
| 6404 #define PHY_BB_FCAL_1_FLC_PB_ATTEN_MSB
24 |
| 6405 #define PHY_BB_FCAL_1_FLC_PB_ATTEN_LSB
20 |
| 6406 #define PHY_BB_FCAL_1_FLC_PB_ATTEN_MASK
0x01f00000 |
| 6407 #define PHY_BB_FCAL_1_FLC_PB_ATTEN_GET(x) ((
(x) & 0x01f00000) >> 20) |
| 6408 #define PHY_BB_FCAL_1_FLC_PB_ATTEN_SET(x) ((
(x) << 20) & 0x01f00000) |
| 6409 #define PHY_BB_FCAL_1_FLC_SB_ATTEN_MSB
29 |
| 6410 #define PHY_BB_FCAL_1_FLC_SB_ATTEN_LSB
25 |
| 6411 #define PHY_BB_FCAL_1_FLC_SB_ATTEN_MASK
0x3e000000 |
| 6412 #define PHY_BB_FCAL_1_FLC_SB_ATTEN_GET(x) ((
(x) & 0x3e000000) >> 25) |
| 6413 #define PHY_BB_FCAL_1_FLC_SB_ATTEN_SET(x) ((
(x) << 25) & 0x3e000000) |
| 6414 |
| 6415 /* macros for BB_fcal_2_b0 */ |
| 6416 #define PHY_BB_FCAL_2_B0_ADDRESS
0x0000a7dc |
| 6417 #define PHY_BB_FCAL_2_B0_OFFSET
0x0000a7dc |
| 6418 #define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_MSB
2 |
| 6419 #define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_LSB
0 |
| 6420 #define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_MASK
0x00000007 |
| 6421 #define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_GET(x) (
((x) & 0x00000007) >> 0) |
| 6422 #define PHY_BB_FCAL_2_B0_FLC_PWR_THRESH_SET(x) (
((x) << 0) & 0x00000007) |
| 6423 #define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_MSB
7 |
| 6424 #define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_LSB
3 |
| 6425 #define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_MASK
0x000000f8 |
| 6426 #define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_GET(x) (
((x) & 0x000000f8) >> 3) |
| 6427 #define PHY_BB_FCAL_2_B0_FLC_SW_CAP_VAL_0_SET(x) (
((x) << 3) & 0x000000f8) |
| 6428 #define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_MSB
9 |
| 6429 #define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_LSB
8 |
| 6430 #define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_MASK
0x00000300 |
| 6431 #define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_GET(x) (
((x) & 0x00000300) >> 8) |
| 6432 #define PHY_BB_FCAL_2_B0_FLC_BBMISCGAIN_SET(x) (
((x) << 8) & 0x00000300) |
| 6433 #define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_MSB
12 |
| 6434 #define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_LSB
10 |
| 6435 #define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_MASK
0x00001c00 |
| 6436 #define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_GET(x) ((
(x) & 0x00001c00) >> 10) |
| 6437 #define PHY_BB_FCAL_2_B0_FLC_BB1DBGAIN_SET(x) ((
(x) << 10) & 0x00001c00) |
| 6438 #define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_MSB
14 |
| 6439 #define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_LSB
13 |
| 6440 #define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_MASK
0x00006000 |
| 6441 #define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_GET(x) ((
(x) & 0x00006000) >> 13) |
| 6442 #define PHY_BB_FCAL_2_B0_FLC_BB6DBGAIN_SET(x) ((
(x) << 13) & 0x00006000) |
| 6443 #define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_MSB
15 |
| 6444 #define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_LSB
15 |
| 6445 #define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_MASK
0x00008000 |
| 6446 #define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_GET(x) ((
(x) & 0x00008000) >> 15) |
| 6447 #define PHY_BB_FCAL_2_B0_FLC_SW_CAP_SET_SET(x) ((
(x) << 15) & 0x00008000) |
| 6448 #define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_MSB
18 |
| 6449 #define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_LSB
16 |
| 6450 #define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_MASK
0x00070000 |
| 6451 #define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_GET(x) ((
(x) & 0x00070000) >> 16) |
| 6452 #define PHY_BB_FCAL_2_B0_FLC_MEAS_WIN_SET(x) ((
(x) << 16) & 0x00070000) |
| 6453 #define PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_MSB
24 |
| 6454 #define PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_LSB
20 |
| 6455 #define PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_MASK
0x01f00000 |
| 6456 #define PHY_BB_FCAL_2_B0_FLC_CAP_VAL_STATUS_0_GET(x) ((
(x) & 0x01f00000) >> 20) |
| 6457 |
| 6458 /* macros for BB_radar_bw_filter */ |
| 6459 #define PHY_BB_RADAR_BW_FILTER_ADDRESS
0x0000a7e0 |
| 6460 #define PHY_BB_RADAR_BW_FILTER_OFFSET
0x0000a7e0 |
| 6461 #define PHY_BB_RADAR_BW_FILTER_RADAR_AVG_BW_CHECK_MSB
0 |
| 6462 #define PHY_BB_RADAR_BW_FILTER_RADAR_AVG_BW_CHECK_LSB
0 |
| 6463 #define PHY_BB_RADAR_BW_FILTER_RADAR_AVG_BW_CHECK_MASK
0x00000001 |
| 6464 #define PHY_BB_RADAR_BW_FILTER_RADAR_AVG_BW_CHECK_GET(x) (
((x) & 0x00000001) >> 0) |
| 6465 #define PHY_BB_RADAR_BW_FILTER_RADAR_AVG_BW_CHECK_SET(x) (
((x) << 0) & 0x00000001) |
| 6466 #define PHY_BB_RADAR_BW_FILTER_RADAR_DC_SRC_SEL_MSB
1 |
| 6467 #define PHY_BB_RADAR_BW_FILTER_RADAR_DC_SRC_SEL_LSB
1 |
| 6468 #define PHY_BB_RADAR_BW_FILTER_RADAR_DC_SRC_SEL_MASK
0x00000002 |
| 6469 #define PHY_BB_RADAR_BW_FILTER_RADAR_DC_SRC_SEL_GET(x) (
((x) & 0x00000002) >> 1) |
| 6470 #define PHY_BB_RADAR_BW_FILTER_RADAR_DC_SRC_SEL_SET(x) (
((x) << 1) & 0x00000002) |
| 6471 #define PHY_BB_RADAR_BW_FILTER_RADAR_FIRPWR_SEL_MSB
3 |
| 6472 #define PHY_BB_RADAR_BW_FILTER_RADAR_FIRPWR_SEL_LSB
2 |
| 6473 #define PHY_BB_RADAR_BW_FILTER_RADAR_FIRPWR_SEL_MASK
0x0000000c |
| 6474 #define PHY_BB_RADAR_BW_FILTER_RADAR_FIRPWR_SEL_GET(x) (
((x) & 0x0000000c) >> 2) |
| 6475 #define PHY_BB_RADAR_BW_FILTER_RADAR_FIRPWR_SEL_SET(x) (
((x) << 2) & 0x0000000c) |
| 6476 #define PHY_BB_RADAR_BW_FILTER_RADAR_PULSE_WIDTH_SEL_MSB
5 |
| 6477 #define PHY_BB_RADAR_BW_FILTER_RADAR_PULSE_WIDTH_SEL_LSB
4 |
| 6478 #define PHY_BB_RADAR_BW_FILTER_RADAR_PULSE_WIDTH_SEL_MASK
0x00000030 |
| 6479 #define PHY_BB_RADAR_BW_FILTER_RADAR_PULSE_WIDTH_SEL_GET(x) (
((x) & 0x00000030) >> 4) |
| 6480 #define PHY_BB_RADAR_BW_FILTER_RADAR_PULSE_WIDTH_SEL_SET(x) (
((x) << 4) & 0x00000030) |
| 6481 #define PHY_BB_RADAR_BW_FILTER_RADAR_DC_FIRPWR_THRESH_MSB
14 |
| 6482 #define PHY_BB_RADAR_BW_FILTER_RADAR_DC_FIRPWR_THRESH_LSB
8 |
| 6483 #define PHY_BB_RADAR_BW_FILTER_RADAR_DC_FIRPWR_THRESH_MASK
0x00007f00 |
| 6484 #define PHY_BB_RADAR_BW_FILTER_RADAR_DC_FIRPWR_THRESH_GET(x) (
((x) & 0x00007f00) >> 8) |
| 6485 #define PHY_BB_RADAR_BW_FILTER_RADAR_DC_FIRPWR_THRESH_SET(x) (
((x) << 8) & 0x00007f00) |
| 6486 #define PHY_BB_RADAR_BW_FILTER_RADAR_DC_PWR_BIAS_MSB
20 |
| 6487 #define PHY_BB_RADAR_BW_FILTER_RADAR_DC_PWR_BIAS_LSB
15 |
| 6488 #define PHY_BB_RADAR_BW_FILTER_RADAR_DC_PWR_BIAS_MASK
0x001f8000 |
| 6489 #define PHY_BB_RADAR_BW_FILTER_RADAR_DC_PWR_BIAS_GET(x) ((
(x) & 0x001f8000) >> 15) |
| 6490 #define PHY_BB_RADAR_BW_FILTER_RADAR_DC_PWR_BIAS_SET(x) ((
(x) << 15) & 0x001f8000) |
| 6491 #define PHY_BB_RADAR_BW_FILTER_RADAR_BIN_MAX_BW_MSB
26 |
| 6492 #define PHY_BB_RADAR_BW_FILTER_RADAR_BIN_MAX_BW_LSB
21 |
| 6493 #define PHY_BB_RADAR_BW_FILTER_RADAR_BIN_MAX_BW_MASK
0x07e00000 |
| 6494 #define PHY_BB_RADAR_BW_FILTER_RADAR_BIN_MAX_BW_GET(x) ((
(x) & 0x07e00000) >> 21) |
| 6495 #define PHY_BB_RADAR_BW_FILTER_RADAR_BIN_MAX_BW_SET(x) ((
(x) << 21) & 0x07e00000) |
| 6496 |
| 6497 /* macros for BB_dft_tone_ctrl_b0 */ |
| 6498 #define PHY_BB_DFT_TONE_CTRL_B0_ADDRESS
0x0000a7e4 |
| 6499 #define PHY_BB_DFT_TONE_CTRL_B0_OFFSET
0x0000a7e4 |
| 6500 #define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_MSB
0 |
| 6501 #define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_LSB
0 |
| 6502 #define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_MASK
0x00000001 |
| 6503 #define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_GET(x) (
((x) & 0x00000001) >> 0) |
| 6504 #define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_EN_0_SET(x) (
((x) << 0) & 0x00000001) |
| 6505 #define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_MSB
3 |
| 6506 #define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_LSB
2 |
| 6507 #define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_MASK
0x0000000c |
| 6508 #define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_GET(x) (
((x) & 0x0000000c) >> 2) |
| 6509 #define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_AMP_SEL_0_SET(x) (
((x) << 2) & 0x0000000c) |
| 6510 #define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_MSB
12 |
| 6511 #define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_LSB
4 |
| 6512 #define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_MASK
0x00001ff0 |
| 6513 #define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_GET(x) (
((x) & 0x00001ff0) >> 4) |
| 6514 #define PHY_BB_DFT_TONE_CTRL_B0_DFT_TONE_FREQ_ANG_0_SET(x) (
((x) << 4) & 0x00001ff0) |
| 6515 |
| 6516 /* macros for BB_therm_adc_1 */ |
| 6517 #define PHY_BB_THERM_ADC_1_ADDRESS
0x0000a7e8 |
| 6518 #define PHY_BB_THERM_ADC_1_OFFSET
0x0000a7e8 |
| 6519 #define PHY_BB_THERM_ADC_1_INIT_THERM_SETTING_MSB
7 |
| 6520 #define PHY_BB_THERM_ADC_1_INIT_THERM_SETTING_LSB
0 |
| 6521 #define PHY_BB_THERM_ADC_1_INIT_THERM_SETTING_MASK
0x000000ff |
| 6522 #define PHY_BB_THERM_ADC_1_INIT_THERM_SETTING_GET(x) (
((x) & 0x000000ff) >> 0) |
| 6523 #define PHY_BB_THERM_ADC_1_INIT_THERM_SETTING_SET(x) (
((x) << 0) & 0x000000ff) |
| 6524 #define PHY_BB_THERM_ADC_1_INIT_VOLT_SETTING_MSB
15 |
| 6525 #define PHY_BB_THERM_ADC_1_INIT_VOLT_SETTING_LSB
8 |
| 6526 #define PHY_BB_THERM_ADC_1_INIT_VOLT_SETTING_MASK
0x0000ff00 |
| 6527 #define PHY_BB_THERM_ADC_1_INIT_VOLT_SETTING_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 6528 #define PHY_BB_THERM_ADC_1_INIT_VOLT_SETTING_SET(x) (
((x) << 8) & 0x0000ff00) |
| 6529 #define PHY_BB_THERM_ADC_1_INIT_ATB_SETTING_MSB
23 |
| 6530 #define PHY_BB_THERM_ADC_1_INIT_ATB_SETTING_LSB
16 |
| 6531 #define PHY_BB_THERM_ADC_1_INIT_ATB_SETTING_MASK
0x00ff0000 |
| 6532 #define PHY_BB_THERM_ADC_1_INIT_ATB_SETTING_GET(x) ((
(x) & 0x00ff0000) >> 16) |
| 6533 #define PHY_BB_THERM_ADC_1_INIT_ATB_SETTING_SET(x) ((
(x) << 16) & 0x00ff0000) |
| 6534 #define PHY_BB_THERM_ADC_1_SAMPLES_CNT_CODING_MSB
25 |
| 6535 #define PHY_BB_THERM_ADC_1_SAMPLES_CNT_CODING_LSB
24 |
| 6536 #define PHY_BB_THERM_ADC_1_SAMPLES_CNT_CODING_MASK
0x03000000 |
| 6537 #define PHY_BB_THERM_ADC_1_SAMPLES_CNT_CODING_GET(x) ((
(x) & 0x03000000) >> 24) |
| 6538 #define PHY_BB_THERM_ADC_1_SAMPLES_CNT_CODING_SET(x) ((
(x) << 24) & 0x03000000) |
| 6539 #define PHY_BB_THERM_ADC_1_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_MSB
26 |
| 6540 #define PHY_BB_THERM_ADC_1_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_LSB
26 |
| 6541 #define PHY_BB_THERM_ADC_1_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_MASK
0x04000000 |
| 6542 #define PHY_BB_THERM_ADC_1_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_GET(x) ((
(x) & 0x04000000) >> 26) |
| 6543 #define PHY_BB_THERM_ADC_1_USE_INIT_THERM_VOLT_ATB_AFTER_WARM_RESET_SET(x) ((
(x) << 26) & 0x04000000) |
| 6544 #define PHY_BB_THERM_ADC_1_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_MSB
27 |
| 6545 #define PHY_BB_THERM_ADC_1_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_LSB
27 |
| 6546 #define PHY_BB_THERM_ADC_1_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_MASK
0x08000000 |
| 6547 #define PHY_BB_THERM_ADC_1_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_GET(x) ((
(x) & 0x08000000) >> 27) |
| 6548 #define PHY_BB_THERM_ADC_1_FORCE_THERM_VOLT_ATB_TO_INIT_SETTINGS_SET(x) ((
(x) << 27) & 0x08000000) |
| 6549 |
| 6550 /* macros for BB_therm_adc_2 */ |
| 6551 #define PHY_BB_THERM_ADC_2_ADDRESS
0x0000a7ec |
| 6552 #define PHY_BB_THERM_ADC_2_OFFSET
0x0000a7ec |
| 6553 #define PHY_BB_THERM_ADC_2_MEASURE_THERM_FREQ_MSB
11 |
| 6554 #define PHY_BB_THERM_ADC_2_MEASURE_THERM_FREQ_LSB
0 |
| 6555 #define PHY_BB_THERM_ADC_2_MEASURE_THERM_FREQ_MASK
0x00000fff |
| 6556 #define PHY_BB_THERM_ADC_2_MEASURE_THERM_FREQ_GET(x) (
((x) & 0x00000fff) >> 0) |
| 6557 #define PHY_BB_THERM_ADC_2_MEASURE_THERM_FREQ_SET(x) (
((x) << 0) & 0x00000fff) |
| 6558 #define PHY_BB_THERM_ADC_2_MEASURE_VOLT_FREQ_MSB
21 |
| 6559 #define PHY_BB_THERM_ADC_2_MEASURE_VOLT_FREQ_LSB
12 |
| 6560 #define PHY_BB_THERM_ADC_2_MEASURE_VOLT_FREQ_MASK
0x003ff000 |
| 6561 #define PHY_BB_THERM_ADC_2_MEASURE_VOLT_FREQ_GET(x) ((
(x) & 0x003ff000) >> 12) |
| 6562 #define PHY_BB_THERM_ADC_2_MEASURE_VOLT_FREQ_SET(x) ((
(x) << 12) & 0x003ff000) |
| 6563 #define PHY_BB_THERM_ADC_2_MEASURE_ATB_FREQ_MSB
31 |
| 6564 #define PHY_BB_THERM_ADC_2_MEASURE_ATB_FREQ_LSB
22 |
| 6565 #define PHY_BB_THERM_ADC_2_MEASURE_ATB_FREQ_MASK
0xffc00000 |
| 6566 #define PHY_BB_THERM_ADC_2_MEASURE_ATB_FREQ_GET(x) ((
(x) & 0xffc00000) >> 22) |
| 6567 #define PHY_BB_THERM_ADC_2_MEASURE_ATB_FREQ_SET(x) ((
(x) << 22) & 0xffc00000) |
| 6568 |
| 6569 /* macros for BB_therm_adc_3 */ |
| 6570 #define PHY_BB_THERM_ADC_3_ADDRESS
0x0000a7f0 |
| 6571 #define PHY_BB_THERM_ADC_3_OFFSET
0x0000a7f0 |
| 6572 #define PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_MSB
7 |
| 6573 #define PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_LSB
0 |
| 6574 #define PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_MASK
0x000000ff |
| 6575 #define PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_GET(x) (
((x) & 0x000000ff) >> 0) |
| 6576 #define PHY_BB_THERM_ADC_3_THERM_ADC_OFFSET_SET(x) (
((x) << 0) & 0x000000ff) |
| 6577 #define PHY_BB_THERM_ADC_3_THERM_ADC_SCALED_GAIN_MSB
16 |
| 6578 #define PHY_BB_THERM_ADC_3_THERM_ADC_SCALED_GAIN_LSB
8 |
| 6579 #define PHY_BB_THERM_ADC_3_THERM_ADC_SCALED_GAIN_MASK
0x0001ff00 |
| 6580 #define PHY_BB_THERM_ADC_3_THERM_ADC_SCALED_GAIN_GET(x) (
((x) & 0x0001ff00) >> 8) |
| 6581 #define PHY_BB_THERM_ADC_3_THERM_ADC_SCALED_GAIN_SET(x) (
((x) << 8) & 0x0001ff00) |
| 6582 #define PHY_BB_THERM_ADC_3_ADC_INTERVAL_MSB
29 |
| 6583 #define PHY_BB_THERM_ADC_3_ADC_INTERVAL_LSB
17 |
| 6584 #define PHY_BB_THERM_ADC_3_ADC_INTERVAL_MASK
0x3ffe0000 |
| 6585 #define PHY_BB_THERM_ADC_3_ADC_INTERVAL_GET(x) ((
(x) & 0x3ffe0000) >> 17) |
| 6586 #define PHY_BB_THERM_ADC_3_ADC_INTERVAL_SET(x) ((
(x) << 17) & 0x3ffe0000) |
| 6587 |
| 6588 /* macros for BB_therm_adc_4 */ |
| 6589 #define PHY_BB_THERM_ADC_4_ADDRESS
0x0000a7f4 |
| 6590 #define PHY_BB_THERM_ADC_4_OFFSET
0x0000a7f4 |
| 6591 #define PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE_MSB
7 |
| 6592 #define PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE_LSB
0 |
| 6593 #define PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE_MASK
0x000000ff |
| 6594 #define PHY_BB_THERM_ADC_4_LATEST_THERM_VALUE_GET(x) (
((x) & 0x000000ff) >> 0) |
| 6595 #define PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE_MSB
15 |
| 6596 #define PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE_LSB
8 |
| 6597 #define PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE_MASK
0x0000ff00 |
| 6598 #define PHY_BB_THERM_ADC_4_LATEST_VOLT_VALUE_GET(x) (
((x) & 0x0000ff00) >> 8) |
| 6599 #define PHY_BB_THERM_ADC_4_LATEST_ATB_VALUE_MSB
23 |
| 6600 #define PHY_BB_THERM_ADC_4_LATEST_ATB_VALUE_LSB
16 |
| 6601 #define PHY_BB_THERM_ADC_4_LATEST_ATB_VALUE_MASK
0x00ff0000 |
| 6602 #define PHY_BB_THERM_ADC_4_LATEST_ATB_VALUE_GET(x) ((
(x) & 0x00ff0000) >> 16) |
| 6603 |
| 6604 /* macros for BB_tx_forced_gain */ |
| 6605 #define PHY_BB_TX_FORCED_GAIN_ADDRESS
0x0000a7f8 |
| 6606 #define PHY_BB_TX_FORCED_GAIN_OFFSET
0x0000a7f8 |
| 6607 #define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_MSB
0 |
| 6608 #define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_LSB
0 |
| 6609 #define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_MASK
0x00000001 |
| 6610 #define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_GET(x) (
((x) & 0x00000001) >> 0) |
| 6611 #define PHY_BB_TX_FORCED_GAIN_FORCE_TX_GAIN_SET(x) (
((x) << 0) & 0x00000001) |
| 6612 #define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_MSB
3 |
| 6613 #define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_LSB
1 |
| 6614 #define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_MASK
0x0000000e |
| 6615 #define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_GET(x) (
((x) & 0x0000000e) >> 1) |
| 6616 #define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB1DBGAIN_SET(x) (
((x) << 1) & 0x0000000e) |
| 6617 #define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_MSB
5 |
| 6618 #define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_LSB
4 |
| 6619 #define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_MASK
0x00000030 |
| 6620 #define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_GET(x) (
((x) & 0x00000030) >> 4) |
| 6621 #define PHY_BB_TX_FORCED_GAIN_FORCED_TXBB6DBGAIN_SET(x) (
((x) << 4) & 0x00000030) |
| 6622 #define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_MSB
9 |
| 6623 #define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_LSB
6 |
| 6624 #define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_MASK
0x000003c0 |
| 6625 #define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_GET(x) (
((x) & 0x000003c0) >> 6) |
| 6626 #define PHY_BB_TX_FORCED_GAIN_FORCED_TXMXRGAIN_SET(x) (
((x) << 6) & 0x000003c0) |
| 6627 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNA_MSB
13 |
| 6628 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNA_LSB
10 |
| 6629 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNA_MASK
0x00003c00 |
| 6630 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNA_GET(x) ((
(x) & 0x00003c00) >> 10) |
| 6631 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNA_SET(x) ((
(x) << 10) & 0x00003c00) |
| 6632 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNB_MSB
17 |
| 6633 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNB_LSB
14 |
| 6634 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNB_MASK
0x0003c000 |
| 6635 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNB_GET(x) ((
(x) & 0x0003c000) >> 14) |
| 6636 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNB_SET(x) ((
(x) << 14) & 0x0003c000) |
| 6637 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNC_MSB
21 |
| 6638 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNC_LSB
18 |
| 6639 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNC_MASK
0x003c0000 |
| 6640 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNC_GET(x) ((
(x) & 0x003c0000) >> 18) |
| 6641 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGNC_SET(x) ((
(x) << 18) & 0x003c0000) |
| 6642 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGND_MSB
23 |
| 6643 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGND_LSB
22 |
| 6644 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGND_MASK
0x00c00000 |
| 6645 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGND_GET(x) ((
(x) & 0x00c00000) >> 22) |
| 6646 #define PHY_BB_TX_FORCED_GAIN_FORCED_PADRVGND_SET(x) ((
(x) << 22) & 0x00c00000) |
| 6647 #define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_MSB
24 |
| 6648 #define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_LSB
24 |
| 6649 #define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_MASK
0x01000000 |
| 6650 #define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_GET(x) ((
(x) & 0x01000000) >> 24) |
| 6651 #define PHY_BB_TX_FORCED_GAIN_FORCED_ENABLE_PAL_SET(x) ((
(x) << 24) & 0x01000000) |
| 6652 |
| 6653 /* macros for BB_eco_ctrl */ |
| 6654 #define PHY_BB_ECO_CTRL_ADDRESS
0x0000a7fc |
| 6655 #define PHY_BB_ECO_CTRL_OFFSET
0x0000a7fc |
| 6656 #define PHY_BB_ECO_CTRL_ECO_CTRL_MSB
7 |
| 6657 #define PHY_BB_ECO_CTRL_ECO_CTRL_LSB
0 |
| 6658 #define PHY_BB_ECO_CTRL_ECO_CTRL_MASK
0x000000ff |
| 6659 #define PHY_BB_ECO_CTRL_ECO_CTRL_GET(x) (
((x) & 0x000000ff) >> 0) |
| 6660 #define PHY_BB_ECO_CTRL_ECO_CTRL_SET(x) (
((x) << 0) & 0x000000ff) |
| 6661 |
| 6662 /* macros for BB_gain_force_max_gains_b1 */ |
| 6663 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_ADDRESS
0x0000a848 |
| 6664 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_OFFSET
0x0000a848 |
| 6665 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_MSB
13 |
| 6666 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_LSB
7 |
| 6667 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_MASK
0x00003f80 |
| 6668 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_GET(x) (
((x) & 0x00003f80) >> 7) |
| 6669 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN1_HYST_MARGIN_1_SET(x) (
((x) << 7) & 0x00003f80) |
| 6670 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_MSB
20 |
| 6671 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_LSB
14 |
| 6672 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_MASK
0x001fc000 |
| 6673 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_GET(x) ((
(x) & 0x001fc000) >> 14) |
| 6674 #define PHY_BB_GAIN_FORCE_MAX_GAINS_B1_XATTEN2_HYST_MARGIN_1_SET(x) ((
(x) << 14) & 0x001fc000) |
| 6675 |
| 6676 /* macros for BB_gains_min_offsets_b1 */ |
| 6677 #define PHY_BB_GAINS_MIN_OFFSETS_B1_ADDRESS
0x0000a84c |
| 6678 #define PHY_BB_GAINS_MIN_OFFSETS_B1_OFFSET
0x0000a84c |
| 6679 #define PHY_BB_GAINS_MIN_OFFSETS_B1_RF_GAIN_F_1_MSB
24 |
| 6680 #define PHY_BB_GAINS_MIN_OFFSETS_B1_RF_GAIN_F_1_LSB
17 |
| 6681 #define PHY_BB_GAINS_MIN_OFFSETS_B1_RF_GAIN_F_1_MASK
0x01fe0000 |
| 6682 #define PHY_BB_GAINS_MIN_OFFSETS_B1_RF_GAIN_F_1_GET(x) ((
(x) & 0x01fe0000) >> 17) |
| 6683 #define PHY_BB_GAINS_MIN_OFFSETS_B1_RF_GAIN_F_1_SET(x) ((
(x) << 17) & 0x01fe0000) |
| 6684 #define PHY_BB_GAINS_MIN_OFFSETS_B1_XATTEN1_SW_F_1_MSB
25 |
| 6685 #define PHY_BB_GAINS_MIN_OFFSETS_B1_XATTEN1_SW_F_1_LSB
25 |
| 6686 #define PHY_BB_GAINS_MIN_OFFSETS_B1_XATTEN1_SW_F_1_MASK
0x02000000 |
| 6687 #define PHY_BB_GAINS_MIN_OFFSETS_B1_XATTEN1_SW_F_1_GET(x) ((
(x) & 0x02000000) >> 25) |
| 6688 #define PHY_BB_GAINS_MIN_OFFSETS_B1_XATTEN1_SW_F_1_SET(x) ((
(x) << 25) & 0x02000000) |
| 6689 #define PHY_BB_GAINS_MIN_OFFSETS_B1_XATTEN2_SW_F_1_MSB
26 |
| 6690 #define PHY_BB_GAINS_MIN_OFFSETS_B1_XATTEN2_SW_F_1_LSB
26 |
| 6691 #define PHY_BB_GAINS_MIN_OFFSETS_B1_XATTEN2_SW_F_1_MASK
0x04000000 |
| 6692 #define PHY_BB_GAINS_MIN_OFFSETS_B1_XATTEN2_SW_F_1_GET(x) ((
(x) & 0x04000000) >> 26) |
| 6693 #define PHY_BB_GAINS_MIN_OFFSETS_B1_XATTEN2_SW_F_1_SET(x) ((
(x) << 26) & 0x04000000) |
| 6694 |
| 6695 /* macros for BB_rx_ocgain2 */ |
| 6696 #define PHY_BB_RX_OCGAIN2_ADDRESS
0x0000aa00 |
| 6697 #define PHY_BB_RX_OCGAIN2_OFFSET
0x0000aa00 |
| 6698 #define PHY_BB_RX_OCGAIN2_GAIN_ENTRY2_MSB
31 |
| 6699 #define PHY_BB_RX_OCGAIN2_GAIN_ENTRY2_LSB
0 |
| 6700 #define PHY_BB_RX_OCGAIN2_GAIN_ENTRY2_MASK
0xffffffff |
| 6701 #define PHY_BB_RX_OCGAIN2_GAIN_ENTRY2_SET(x) (
((x) << 0) & 0xffffffff) |
| 6702 |
| 6703 /* macros for BB_ext_atten_switch_ctl_b1 */ |
| 6704 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_ADDRESS
0x0000b20c |
| 6705 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_OFFSET
0x0000b20c |
| 6706 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_MSB
5 |
| 6707 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_LSB
0 |
| 6708 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_MASK
0x0000003f |
| 6709 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_GET(x) (
((x) & 0x0000003f) >> 0) |
| 6710 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_DB_1_SET(x) (
((x) << 0) & 0x0000003f) |
| 6711 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_MSB
11 |
| 6712 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_LSB
6 |
| 6713 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_MASK
0x00000fc0 |
| 6714 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_GET(x) (
((x) & 0x00000fc0) >> 6) |
| 6715 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_DB_1_SET(x) (
((x) << 6) & 0x00000fc0) |
| 6716 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_MSB
16 |
| 6717 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_LSB
12 |
| 6718 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_MASK
0x0001f000 |
| 6719 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_GET(x) ((
(x) & 0x0001f000) >> 12) |
| 6720 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN1_MARGIN_1_SET(x) ((
(x) << 12) & 0x0001f000) |
| 6721 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_MSB
21 |
| 6722 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_LSB
17 |
| 6723 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_MASK
0x003e0000 |
| 6724 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_GET(x) ((
(x) & 0x003e0000) >> 17) |
| 6725 #define PHY_BB_EXT_ATTEN_SWITCH_CTL_B1_XATTEN2_MARGIN_1_SET(x) ((
(x) << 17) & 0x003e0000) |
| 6726 |
| 6727 |
| 6728 #ifndef __ASSEMBLER__ |
| 6729 |
| 6730 typedef struct bb_lc_reg_reg_s { |
| 6731 volatile char pad__0[0x9800]; /*
0x0 - 0x9800 */ |
| 6732 volatile unsigned int BB_test_controls; /* 0x
9800 - 0x9804 */ |
| 6733 volatile unsigned int BB_gen_controls; /* 0x
9804 - 0x9808 */ |
| 6734 volatile unsigned int BB_test_controls_status; /* 0x
9808 - 0x980c */ |
| 6735 volatile unsigned int BB_timing_controls_1; /* 0x
980c - 0x9810 */ |
| 6736 volatile unsigned int BB_timing_controls_2; /* 0x
9810 - 0x9814 */ |
| 6737 volatile unsigned int BB_timing_controls_3; /* 0x
9814 - 0x9818 */ |
| 6738 volatile unsigned int BB_D2_chip_id; /* 0x
9818 - 0x981c */ |
| 6739 volatile unsigned int BB_active; /* 0x
981c - 0x9820 */ |
| 6740 volatile unsigned int BB_tx_timing_1; /* 0x
9820 - 0x9824 */ |
| 6741 volatile unsigned int BB_tx_timing_2; /* 0x
9824 - 0x9828 */ |
| 6742 volatile unsigned int BB_tx_timing_3; /* 0x
9828 - 0x982c */ |
| 6743 volatile unsigned int BB_addac_parallel_control; /* 0x
982c - 0x9830 */ |
| 6744 volatile char pad__1[0x4]; /* 0x
9830 - 0x9834 */ |
| 6745 volatile unsigned int BB_xpa_timing_control; /* 0x
9834 - 0x9838 */ |
| 6746 volatile unsigned int BB_misc_pa_control; /* 0x
9838 - 0x983c */ |
| 6747 volatile unsigned int BB_tstdac_constant; /* 0x
983c - 0x9840 */ |
| 6748 volatile unsigned int BB_find_signal_low; /* 0x
9840 - 0x9844 */ |
| 6749 volatile unsigned int BB_settling_time; /* 0x
9844 - 0x9848 */ |
| 6750 volatile unsigned int BB_gain_force_max_gains_b0; /* 0x
9848 - 0x984c */ |
| 6751 volatile unsigned int BB_gains_min_offsets_b0; /* 0x
984c - 0x9850 */ |
| 6752 volatile unsigned int BB_desired_sigsize; /* 0x
9850 - 0x9854 */ |
| 6753 volatile unsigned int BB_timing_control_3a; /* 0x
9854 - 0x9858 */ |
| 6754 volatile unsigned int BB_find_signal; /* 0x
9858 - 0x985c */ |
| 6755 volatile unsigned int BB_agc; /* 0x
985c - 0x9860 */ |
| 6756 volatile unsigned int BB_agc_control; /* 0x
9860 - 0x9864 */ |
| 6757 volatile unsigned int BB_cca_b0; /* 0x
9864 - 0x9868 */ |
| 6758 volatile unsigned int BB_sfcorr; /* 0x
9868 - 0x986c */ |
| 6759 volatile unsigned int BB_self_corr_low; /* 0x
986c - 0x9870 */ |
| 6760 volatile char pad__2[0x4]; /* 0x
9870 - 0x9874 */ |
| 6761 volatile unsigned int BB_synth_control; /* 0x
9874 - 0x9878 */ |
| 6762 volatile unsigned int BB_addac_clk_select; /* 0x
9878 - 0x987c */ |
| 6763 volatile unsigned int BB_pll_cntl; /* 0x
987c - 0x9880 */ |
| 6764 volatile char pad__3[0x80]; /* 0x
9880 - 0x9900 */ |
| 6765 volatile unsigned int BB_vit_spur_mask_A; /* 0x
9900 - 0x9904 */ |
| 6766 volatile unsigned int BB_vit_spur_mask_B; /* 0x
9904 - 0x9908 */ |
| 6767 volatile unsigned int BB_pilot_spur_mask; /* 0x
9908 - 0x990c */ |
| 6768 volatile unsigned int BB_chan_spur_mask; /* 0x
990c - 0x9910 */ |
| 6769 volatile unsigned int BB_spectral_scan; /* 0x
9910 - 0x9914 */ |
| 6770 volatile unsigned int BB_analog_power_on_time; /* 0x
9914 - 0x9918 */ |
| 6771 volatile unsigned int BB_search_start_delay; /* 0x
9918 - 0x991c */ |
| 6772 volatile unsigned int BB_max_rx_length; /* 0x
991c - 0x9920 */ |
| 6773 volatile unsigned int BB_timing_control_4; /* 0x
9920 - 0x9924 */ |
| 6774 volatile unsigned int BB_timing_control_5; /* 0x
9924 - 0x9928 */ |
| 6775 volatile unsigned int BB_phyonly_warm_reset; /* 0x
9928 - 0x992c */ |
| 6776 volatile unsigned int BB_phyonly_control; /* 0x
992c - 0x9930 */ |
| 6777 volatile char pad__4[0x4]; /* 0x
9930 - 0x9934 */ |
| 6778 volatile unsigned int BB_powertx_rate1; /* 0x
9934 - 0x9938 */ |
| 6779 volatile unsigned int BB_powertx_rate2; /* 0x
9938 - 0x993c */ |
| 6780 volatile unsigned int BB_powertx_max; /* 0x
993c - 0x9940 */ |
| 6781 volatile unsigned int BB_extension_radar; /* 0x
9940 - 0x9944 */ |
| 6782 volatile unsigned int BB_frame_control; /* 0x
9944 - 0x9948 */ |
| 6783 volatile unsigned int BB_timing_control_6; /* 0x
9948 - 0x994c */ |
| 6784 volatile unsigned int BB_spur_mask_controls; /* 0x
994c - 0x9950 */ |
| 6785 volatile unsigned int BB_rx_iq_corr_b0; /* 0x
9950 - 0x9954 */ |
| 6786 volatile unsigned int BB_radar_detection; /* 0x
9954 - 0x9958 */ |
| 6787 volatile unsigned int BB_radar_detection_2; /* 0x
9958 - 0x995c */ |
| 6788 volatile unsigned int BB_tx_phase_ramp_b0; /* 0x
995c - 0x9960 */ |
| 6789 volatile unsigned int BB_switch_table_chn_b0; /* 0x
9960 - 0x9964 */ |
| 6790 volatile unsigned int BB_switch_table_com1; /* 0x
9964 - 0x9968 */ |
| 6791 volatile unsigned int BB_cca_ctrl_2_b0; /* 0x
9968 - 0x996c */ |
| 6792 volatile unsigned int BB_switch_table_com2; /* 0x
996c - 0x9970 */ |
| 6793 volatile unsigned int BB_restart; /* 0x
9970 - 0x9974 */ |
| 6794 volatile char pad__5[0x4]; /* 0x
9974 - 0x9978 */ |
| 6795 volatile unsigned int BB_scrambler_seed; /* 0x
9978 - 0x997c */ |
| 6796 volatile unsigned int BB_rfbus_request; /* 0x
997c - 0x9980 */ |
| 6797 volatile char pad__6[0x20]; /* 0x
9980 - 0x99a0 */ |
| 6798 volatile unsigned int BB_timing_control_11; /* 0x
99a0 - 0x99a4 */ |
| 6799 volatile unsigned int BB_multichain_enable; /* 0x
99a4 - 0x99a8 */ |
| 6800 volatile unsigned int BB_multichain_control; /* 0x
99a8 - 0x99ac */ |
| 6801 volatile unsigned int BB_multichain_gain_ctrl; /* 0x
99ac - 0x99b0 */ |
| 6802 volatile char pad__7[0x4]; /* 0x
99b0 - 0x99b4 */ |
| 6803 volatile unsigned int BB_adc_gain_dc_corr_b0; /* 0x
99b4 - 0x99b8 */ |
| 6804 volatile unsigned int BB_ext_chan_pwr_thr_1; /* 0x
99b8 - 0x99bc */ |
| 6805 volatile unsigned int BB_ext_chan_pwr_thr_2_b0; /* 0x
99bc - 0x99c0 */ |
| 6806 volatile unsigned int BB_ext_chan_scorr_thr; /* 0x
99c0 - 0x99c4 */ |
| 6807 volatile unsigned int BB_ext_chan_detect_win; /* 0x
99c4 - 0x99c8 */ |
| 6808 volatile unsigned int BB_pwr_thr_20_40_det; /* 0x
99c8 - 0x99cc */ |
| 6809 volatile char pad__8[0x4]; /* 0x
99cc - 0x99d0 */ |
| 6810 volatile unsigned int BB_short_gi_delta_slope; /* 0x
99d0 - 0x99d4 */ |
| 6811 volatile char pad__9[0x8]; /* 0x
99d4 - 0x99dc */ |
| 6812 volatile unsigned int BB_chaninfo_ctrl; /* 0x
99dc - 0x99e0 */ |
| 6813 volatile unsigned int BB_heavy_clip_ctrl; /* 0x
99e0 - 0x99e4 */ |
| 6814 volatile unsigned int BB_heavy_clip_20; /* 0x
99e4 - 0x99e8 */ |
| 6815 volatile unsigned int BB_heavy_clip_40; /* 0x
99e8 - 0x99ec */ |
| 6816 volatile unsigned int BB_rifs_srch; /* 0x
99ec - 0x99f0 */ |
| 6817 volatile unsigned int BB_iq_adc_cal_mode; /* 0x
99f0 - 0x99f4 */ |
| 6818 volatile char pad__10[0x8]; /* 0x
99f4 - 0x99fc */ |
| 6819 volatile unsigned int BB_per_chain_csd; /* 0x
99fc - 0x9a00 */ |
| 6820 volatile unsigned int BB_rx_ocgain[128]; /* 0x
9a00 - 0x9c00 */ |
| 6821 volatile unsigned int BB_tx_crc; /* 0x
9c00 - 0x9c04 */ |
| 6822 volatile char pad__11[0xc]; /* 0x
9c04 - 0x9c10 */ |
| 6823 volatile unsigned int BB_iq_adc_meas_0_b0; /* 0x
9c10 - 0x9c14 */ |
| 6824 volatile unsigned int BB_iq_adc_meas_1_b0; /* 0x
9c14 - 0x9c18 */ |
| 6825 volatile unsigned int BB_iq_adc_meas_2_b0; /* 0x
9c18 - 0x9c1c */ |
| 6826 volatile unsigned int BB_iq_adc_meas_3_b0; /* 0x
9c1c - 0x9c20 */ |
| 6827 volatile unsigned int BB_rfbus_grant; /* 0x
9c20 - 0x9c24 */ |
| 6828 volatile unsigned int BB_tstadc; /* 0x
9c24 - 0x9c28 */ |
| 6829 volatile unsigned int BB_tstdac; /* 0x
9c28 - 0x9c2c */ |
| 6830 volatile char pad__12[0x4]; /* 0x
9c2c - 0x9c30 */ |
| 6831 volatile unsigned int BB_illegal_tx_rate; /* 0x
9c30 - 0x9c34 */ |
| 6832 volatile unsigned int BB_spur_report_b0; /* 0x
9c34 - 0x9c38 */ |
| 6833 volatile unsigned int BB_channel_status; /* 0x
9c38 - 0x9c3c */ |
| 6834 volatile unsigned int BB_rssi_b0; /* 0x
9c3c - 0x9c40 */ |
| 6835 volatile unsigned int BB_spur_est_cck_report_b0; /* 0x
9c40 - 0x9c44 */ |
| 6836 volatile char pad__13[0x68]; /* 0x
9c44 - 0x9cac */ |
| 6837 volatile unsigned int BB_chan_info_noise_pwr; /* 0x
9cac - 0x9cb0 */ |
| 6838 volatile unsigned int BB_chan_info_gain_diff; /* 0x
9cb0 - 0x9cb4 */ |
| 6839 volatile unsigned int BB_chan_info_fine_timing; /* 0x
9cb4 - 0x9cb8 */ |
| 6840 volatile unsigned int BB_chan_info_gain_b0; /* 0x
9cb8 - 0x9cbc */ |
| 6841 volatile unsigned int BB_chan_info_chan_tab_b0[60]; /* 0x
9cbc - 0x9dac */ |
| 6842 volatile char pad__14[0x38]; /* 0x
9dac - 0x9de4 */ |
| 6843 volatile unsigned int BB_paprd_am2am_mask; /* 0x
9de4 - 0x9de8 */ |
| 6844 volatile unsigned int BB_paprd_am2pm_mask; /* 0x
9de8 - 0x9dec */ |
| 6845 volatile unsigned int BB_paprd_ht40_mask; /* 0x
9dec - 0x9df0 */ |
| 6846 volatile unsigned int BB_paprd_ctrl0; /* 0x
9df0 - 0x9df4 */ |
| 6847 volatile unsigned int BB_paprd_ctrl1; /* 0x
9df4 - 0x9df8 */ |
| 6848 volatile unsigned int BB_pa_gain123; /* 0x
9df8 - 0x9dfc */ |
| 6849 volatile unsigned int BB_pa_gain45; /* 0x
9dfc - 0x9e00 */ |
| 6850 volatile unsigned int BB_paprd_pre_post_scale_0; /* 0x
9e00 - 0x9e04 */ |
| 6851 volatile unsigned int BB_paprd_pre_post_scale_1; /* 0x
9e04 - 0x9e08 */ |
| 6852 volatile unsigned int BB_paprd_pre_post_scale_2; /* 0x
9e08 - 0x9e0c */ |
| 6853 volatile unsigned int BB_paprd_pre_post_scale_3; /* 0x
9e0c - 0x9e10 */ |
| 6854 volatile unsigned int BB_paprd_pre_post_scale_4; /* 0x
9e10 - 0x9e14 */ |
| 6855 volatile unsigned int BB_paprd_pre_post_scale_5; /* 0x
9e14 - 0x9e18 */ |
| 6856 volatile unsigned int BB_paprd_pre_post_scale_6; /* 0x
9e18 - 0x9e1c */ |
| 6857 volatile unsigned int BB_paprd_pre_post_scale_7; /* 0x
9e1c - 0x9e20 */ |
| 6858 volatile unsigned int BB_paprd_mem_tab[120]; /* 0x
9e20 - 0xa000 */ |
| 6859 volatile unsigned int BB_peak_det_ctrl_1; /* 0x
a000 - 0xa004 */ |
| 6860 volatile unsigned int BB_peak_det_ctrl_2; /* 0x
a004 - 0xa008 */ |
| 6861 volatile unsigned int BB_rx_gain_bounds_1; /* 0x
a008 - 0xa00c */ |
| 6862 volatile unsigned int BB_rx_gain_bounds_2; /* 0x
a00c - 0xa010 */ |
| 6863 volatile unsigned int BB_peak_det_cal_ctrl; /* 0x
a010 - 0xa014 */ |
| 6864 volatile unsigned int BB_agc_dig_dc_ctrl; /* 0x
a014 - 0xa018 */ |
| 6865 volatile unsigned int BB_agc_dig_dc_status_i_b0; /* 0x
a018 - 0xa01c */ |
| 6866 volatile unsigned int BB_agc_dig_dc_status_q_b0; /* 0x
a01c - 0xa020 */ |
| 6867 volatile char pad__15[0x1d4]; /* 0x
a020 - 0xa1f4 */ |
| 6868 volatile unsigned int BB_bbb_txfir_0; /* 0x
a1f4 - 0xa1f8 */ |
| 6869 volatile unsigned int BB_bbb_txfir_1; /* 0x
a1f8 - 0xa1fc */ |
| 6870 volatile unsigned int BB_bbb_txfir_2; /* 0x
a1fc - 0xa200 */ |
| 6871 volatile unsigned int BB_modes_select; /* 0x
a200 - 0xa204 */ |
| 6872 volatile unsigned int BB_bbb_tx_ctrl; /* 0x
a204 - 0xa208 */ |
| 6873 volatile unsigned int BB_bbb_sig_detect; /* 0x
a208 - 0xa20c */ |
| 6874 volatile unsigned int BB_ext_atten_switch_ctl_b0; /* 0x
a20c - 0xa210 */ |
| 6875 volatile unsigned int BB_bbb_rx_ctrl_1; /* 0x
a210 - 0xa214 */ |
| 6876 volatile unsigned int BB_bbb_rx_ctrl_2; /* 0x
a214 - 0xa218 */ |
| 6877 volatile unsigned int BB_bbb_rx_ctrl_3; /* 0x
a218 - 0xa21c */ |
| 6878 volatile unsigned int BB_bbb_rx_ctrl_4; /* 0x
a21c - 0xa220 */ |
| 6879 volatile unsigned int BB_bbb_rx_ctrl_5; /* 0x
a220 - 0xa224 */ |
| 6880 volatile unsigned int BB_bbb_rx_ctrl_6; /* 0x
a224 - 0xa228 */ |
| 6881 volatile unsigned int BB_bbb_dagc_ctrl; /* 0x
a228 - 0xa22c */ |
| 6882 volatile unsigned int BB_force_clken_cck; /* 0x
a22c - 0xa230 */ |
| 6883 volatile unsigned int BB_rx_clear_delay; /* 0x
a230 - 0xa234 */ |
| 6884 volatile unsigned int BB_powertx_rate3; /* 0x
a234 - 0xa238 */ |
| 6885 volatile unsigned int BB_powertx_rate4; /* 0x
a238 - 0xa23c */ |
| 6886 volatile char pad__16[0x4]; /* 0x
a23c - 0xa240 */ |
| 6887 volatile unsigned int BB_cck_spur_mit; /* 0x
a240 - 0xa244 */ |
| 6888 volatile unsigned int BB_panic_watchdog_status; /* 0x
a244 - 0xa248 */ |
| 6889 volatile unsigned int BB_panic_watchdog_ctrl_1; /* 0x
a248 - 0xa24c */ |
| 6890 volatile unsigned int BB_panic_watchdog_ctrl_2; /* 0x
a24c - 0xa250 */ |
| 6891 volatile unsigned int BB_iqcorr_ctrl_cck; /* 0x
a250 - 0xa254 */ |
| 6892 volatile unsigned int BB_bluetooth_cntl; /* 0x
a254 - 0xa258 */ |
| 6893 volatile unsigned int BB_tpc_1; /* 0x
a258 - 0xa25c */ |
| 6894 volatile unsigned int BB_tpc_2; /* 0x
a25c - 0xa260 */ |
| 6895 volatile unsigned int BB_tpc_3; /* 0x
a260 - 0xa264 */ |
| 6896 volatile unsigned int BB_tpc_4_b0; /* 0x
a264 - 0xa268 */ |
| 6897 volatile unsigned int BB_analog_swap; /* 0x
a268 - 0xa26c */ |
| 6898 volatile unsigned int BB_tpc_5_b0; /* 0x
a26c - 0xa270 */ |
| 6899 volatile unsigned int BB_tpc_6_b0; /* 0x
a270 - 0xa274 */ |
| 6900 volatile unsigned int BB_tpc_7; /* 0x
a274 - 0xa278 */ |
| 6901 volatile unsigned int BB_tpc_8; /* 0x
a278 - 0xa27c */ |
| 6902 volatile unsigned int BB_tpc_9; /* 0x
a27c - 0xa280 */ |
| 6903 volatile unsigned int BB_pdadc_tab_b0[32]; /* 0x
a280 - 0xa300 */ |
| 6904 volatile unsigned int BB_cl_tab_b0[16]; /* 0x
a300 - 0xa340 */ |
| 6905 volatile unsigned int BB_cl_map_0_b0; /* 0x
a340 - 0xa344 */ |
| 6906 volatile unsigned int BB_cl_map_1_b0; /* 0x
a344 - 0xa348 */ |
| 6907 volatile unsigned int BB_cl_map_2_b0; /* 0x
a348 - 0xa34c */ |
| 6908 volatile unsigned int BB_cl_map_3_b0; /* 0x
a34c - 0xa350 */ |
| 6909 volatile char pad__17[0x8]; /* 0x
a350 - 0xa358 */ |
| 6910 volatile unsigned int BB_cl_cal_ctrl; /* 0x
a358 - 0xa35c */ |
| 6911 volatile unsigned int BB_cl_map_pal_0_b0; /* 0x
a35c - 0xa360 */ |
| 6912 volatile unsigned int BB_cl_map_pal_1_b0; /* 0x
a360 - 0xa364 */ |
| 6913 volatile unsigned int BB_cl_map_pal_2_b0; /* 0x
a364 - 0xa368 */ |
| 6914 volatile unsigned int BB_cl_map_pal_3_b0; /* 0x
a368 - 0xa36c */ |
| 6915 volatile char pad__18[0x1c]; /* 0x
a36c - 0xa388 */ |
| 6916 volatile unsigned int BB_rifs; /* 0x
a388 - 0xa38c */ |
| 6917 volatile unsigned int BB_powertx_rate5; /* 0x
a38c - 0xa390 */ |
| 6918 volatile unsigned int BB_powertx_rate6; /* 0x
a390 - 0xa394 */ |
| 6919 volatile unsigned int BB_tpc_10; /* 0x
a394 - 0xa398 */ |
| 6920 volatile unsigned int BB_tpc_11_b0; /* 0x
a398 - 0xa39c */ |
| 6921 volatile unsigned int BB_cal_chain_mask; /* 0x
a39c - 0xa3a0 */ |
| 6922 volatile char pad__19[0x1c]; /* 0x
a3a0 - 0xa3bc */ |
| 6923 volatile unsigned int BB_powertx_sub; /* 0x
a3bc - 0xa3c0 */ |
| 6924 volatile unsigned int BB_powertx_rate7; /* 0x
a3c0 - 0xa3c4 */ |
| 6925 volatile unsigned int BB_powertx_rate8; /* 0x
a3c4 - 0xa3c8 */ |
| 6926 volatile unsigned int BB_powertx_rate9; /* 0x
a3c8 - 0xa3cc */ |
| 6927 volatile unsigned int BB_powertx_rate10; /* 0x
a3cc - 0xa3d0 */ |
| 6928 volatile unsigned int BB_powertx_rate11; /* 0x
a3d0 - 0xa3d4 */ |
| 6929 volatile unsigned int BB_powertx_rate12; /* 0x
a3d4 - 0xa3d8 */ |
| 6930 volatile unsigned int BB_force_analog; /* 0x
a3d8 - 0xa3dc */ |
| 6931 volatile unsigned int BB_tpc_12; /* 0x
a3dc - 0xa3e0 */ |
| 6932 volatile unsigned int BB_tpc_13; /* 0x
a3e0 - 0xa3e4 */ |
| 6933 volatile unsigned int BB_tpc_14; /* 0x
a3e4 - 0xa3e8 */ |
| 6934 volatile unsigned int BB_tpc_15; /* 0x
a3e8 - 0xa3ec */ |
| 6935 volatile unsigned int BB_tpc_16; /* 0x
a3ec - 0xa3f0 */ |
| 6936 volatile unsigned int BB_tpc_17; /* 0x
a3f0 - 0xa3f4 */ |
| 6937 volatile unsigned int BB_tpc_18; /* 0x
a3f4 - 0xa3f8 */ |
| 6938 volatile unsigned int BB_tpc_19; /* 0x
a3f8 - 0xa3fc */ |
| 6939 volatile unsigned int BB_tpc_20; /* 0x
a3fc - 0xa400 */ |
| 6940 volatile unsigned int BB_tx_gain_tab_1; /* 0x
a400 - 0xa404 */ |
| 6941 volatile unsigned int BB_tx_gain_tab_2; /* 0x
a404 - 0xa408 */ |
| 6942 volatile unsigned int BB_tx_gain_tab_3; /* 0x
a408 - 0xa40c */ |
| 6943 volatile unsigned int BB_tx_gain_tab_4; /* 0x
a40c - 0xa410 */ |
| 6944 volatile unsigned int BB_tx_gain_tab_5; /* 0x
a410 - 0xa414 */ |
| 6945 volatile unsigned int BB_tx_gain_tab_6; /* 0x
a414 - 0xa418 */ |
| 6946 volatile unsigned int BB_tx_gain_tab_7; /* 0x
a418 - 0xa41c */ |
| 6947 volatile unsigned int BB_tx_gain_tab_8; /* 0x
a41c - 0xa420 */ |
| 6948 volatile unsigned int BB_tx_gain_tab_9; /* 0x
a420 - 0xa424 */ |
| 6949 volatile unsigned int BB_tx_gain_tab_10; /* 0x
a424 - 0xa428 */ |
| 6950 volatile unsigned int BB_tx_gain_tab_11; /* 0x
a428 - 0xa42c */ |
| 6951 volatile unsigned int BB_tx_gain_tab_12; /* 0x
a42c - 0xa430 */ |
| 6952 volatile unsigned int BB_tx_gain_tab_13; /* 0x
a430 - 0xa434 */ |
| 6953 volatile unsigned int BB_tx_gain_tab_14; /* 0x
a434 - 0xa438 */ |
| 6954 volatile unsigned int BB_tx_gain_tab_15; /* 0x
a438 - 0xa43c */ |
| 6955 volatile unsigned int BB_tx_gain_tab_16; /* 0x
a43c - 0xa440 */ |
| 6956 volatile unsigned int BB_tx_gain_tab_17; /* 0x
a440 - 0xa444 */ |
| 6957 volatile unsigned int BB_tx_gain_tab_18; /* 0x
a444 - 0xa448 */ |
| 6958 volatile unsigned int BB_tx_gain_tab_19; /* 0x
a448 - 0xa44c */ |
| 6959 volatile unsigned int BB_tx_gain_tab_20; /* 0x
a44c - 0xa450 */ |
| 6960 volatile unsigned int BB_tx_gain_tab_21; /* 0x
a450 - 0xa454 */ |
| 6961 volatile unsigned int BB_tx_gain_tab_22; /* 0x
a454 - 0xa458 */ |
| 6962 volatile unsigned int BB_tx_gain_tab_23; /* 0x
a458 - 0xa45c */ |
| 6963 volatile unsigned int BB_tx_gain_tab_24; /* 0x
a45c - 0xa460 */ |
| 6964 volatile unsigned int BB_tx_gain_tab_25; /* 0x
a460 - 0xa464 */ |
| 6965 volatile unsigned int BB_tx_gain_tab_26; /* 0x
a464 - 0xa468 */ |
| 6966 volatile unsigned int BB_tx_gain_tab_27; /* 0x
a468 - 0xa46c */ |
| 6967 volatile unsigned int BB_tx_gain_tab_28; /* 0x
a46c - 0xa470 */ |
| 6968 volatile unsigned int BB_tx_gain_tab_29; /* 0x
a470 - 0xa474 */ |
| 6969 volatile unsigned int BB_tx_gain_tab_30; /* 0x
a474 - 0xa478 */ |
| 6970 volatile unsigned int BB_tx_gain_tab_31; /* 0x
a478 - 0xa47c */ |
| 6971 volatile unsigned int BB_tx_gain_tab_32; /* 0x
a47c - 0xa480 */ |
| 6972 volatile unsigned int BB_tx_gain_tab_pal_1; /* 0x
a480 - 0xa484 */ |
| 6973 volatile unsigned int BB_tx_gain_tab_pal_2; /* 0x
a484 - 0xa488 */ |
| 6974 volatile unsigned int BB_tx_gain_tab_pal_3; /* 0x
a488 - 0xa48c */ |
| 6975 volatile unsigned int BB_tx_gain_tab_pal_4; /* 0x
a48c - 0xa490 */ |
| 6976 volatile unsigned int BB_tx_gain_tab_pal_5; /* 0x
a490 - 0xa494 */ |
| 6977 volatile unsigned int BB_tx_gain_tab_pal_6; /* 0x
a494 - 0xa498 */ |
| 6978 volatile unsigned int BB_tx_gain_tab_pal_7; /* 0x
a498 - 0xa49c */ |
| 6979 volatile unsigned int BB_tx_gain_tab_pal_8; /* 0x
a49c - 0xa4a0 */ |
| 6980 volatile unsigned int BB_tx_gain_tab_pal_9; /* 0x
a4a0 - 0xa4a4 */ |
| 6981 volatile unsigned int BB_tx_gain_tab_pal_10; /* 0x
a4a4 - 0xa4a8 */ |
| 6982 volatile unsigned int BB_tx_gain_tab_pal_11; /* 0x
a4a8 - 0xa4ac */ |
| 6983 volatile unsigned int BB_tx_gain_tab_pal_12; /* 0x
a4ac - 0xa4b0 */ |
| 6984 volatile unsigned int BB_tx_gain_tab_pal_13; /* 0x
a4b0 - 0xa4b4 */ |
| 6985 volatile unsigned int BB_tx_gain_tab_pal_14; /* 0x
a4b4 - 0xa4b8 */ |
| 6986 volatile unsigned int BB_tx_gain_tab_pal_15; /* 0x
a4b8 - 0xa4bc */ |
| 6987 volatile unsigned int BB_tx_gain_tab_pal_16; /* 0x
a4bc - 0xa4c0 */ |
| 6988 volatile unsigned int BB_tx_gain_tab_pal_17; /* 0x
a4c0 - 0xa4c4 */ |
| 6989 volatile unsigned int BB_tx_gain_tab_pal_18; /* 0x
a4c4 - 0xa4c8 */ |
| 6990 volatile unsigned int BB_tx_gain_tab_pal_19; /* 0x
a4c8 - 0xa4cc */ |
| 6991 volatile unsigned int BB_tx_gain_tab_pal_20; /* 0x
a4cc - 0xa4d0 */ |
| 6992 volatile unsigned int BB_tx_gain_tab_pal_21; /* 0x
a4d0 - 0xa4d4 */ |
| 6993 volatile unsigned int BB_tx_gain_tab_pal_22; /* 0x
a4d4 - 0xa4d8 */ |
| 6994 volatile unsigned int BB_tx_gain_tab_pal_23; /* 0x
a4d8 - 0xa4dc */ |
| 6995 volatile unsigned int BB_tx_gain_tab_pal_24; /* 0x
a4dc - 0xa4e0 */ |
| 6996 volatile unsigned int BB_tx_gain_tab_pal_25; /* 0x
a4e0 - 0xa4e4 */ |
| 6997 volatile unsigned int BB_tx_gain_tab_pal_26; /* 0x
a4e4 - 0xa4e8 */ |
| 6998 volatile unsigned int BB_tx_gain_tab_pal_27; /* 0x
a4e8 - 0xa4ec */ |
| 6999 volatile unsigned int BB_tx_gain_tab_pal_28; /* 0x
a4ec - 0xa4f0 */ |
| 7000 volatile unsigned int BB_tx_gain_tab_pal_29; /* 0x
a4f0 - 0xa4f4 */ |
| 7001 volatile unsigned int BB_tx_gain_tab_pal_30; /* 0x
a4f4 - 0xa4f8 */ |
| 7002 volatile unsigned int BB_tx_gain_tab_pal_31; /* 0x
a4f8 - 0xa4fc */ |
| 7003 volatile unsigned int BB_tx_gain_tab_pal_32; /* 0x
a4fc - 0xa500 */ |
| 7004 volatile char pad__20[0x18]; /* 0x
a500 - 0xa518 */ |
| 7005 volatile unsigned int BB_caltx_gain_set_0; /* 0x
a518 - 0xa51c */ |
| 7006 volatile unsigned int BB_caltx_gain_set_2; /* 0x
a51c - 0xa520 */ |
| 7007 volatile unsigned int BB_caltx_gain_set_4; /* 0x
a520 - 0xa524 */ |
| 7008 volatile unsigned int BB_caltx_gain_set_6; /* 0x
a524 - 0xa528 */ |
| 7009 volatile unsigned int BB_caltx_gain_set_8; /* 0x
a528 - 0xa52c */ |
| 7010 volatile unsigned int BB_caltx_gain_set_10; /* 0x
a52c - 0xa530 */ |
| 7011 volatile unsigned int BB_caltx_gain_set_12; /* 0x
a530 - 0xa534 */ |
| 7012 volatile unsigned int BB_caltx_gain_set_14; /* 0x
a534 - 0xa538 */ |
| 7013 volatile unsigned int BB_caltx_gain_set_16; /* 0x
a538 - 0xa53c */ |
| 7014 volatile unsigned int BB_caltx_gain_set_18; /* 0x
a53c - 0xa540 */ |
| 7015 volatile unsigned int BB_caltx_gain_set_20; /* 0x
a540 - 0xa544 */ |
| 7016 volatile unsigned int BB_caltx_gain_set_22; /* 0x
a544 - 0xa548 */ |
| 7017 volatile unsigned int BB_caltx_gain_set_24; /* 0x
a548 - 0xa54c */ |
| 7018 volatile unsigned int BB_caltx_gain_set_26; /* 0x
a54c - 0xa550 */ |
| 7019 volatile unsigned int BB_caltx_gain_set_28; /* 0x
a550 - 0xa554 */ |
| 7020 volatile unsigned int BB_caltx_gain_set_30; /* 0x
a554 - 0xa558 */ |
| 7021 volatile unsigned int BB_txiqcal_meas_b0[96]; /* 0x
a558 - 0xa6d8 */ |
| 7022 volatile unsigned int BB_txiqcal_start; /* 0x
a6d8 - 0xa6dc */ |
| 7023 volatile unsigned int BB_txiqcal_control_0; /* 0x
a6dc - 0xa6e0 */ |
| 7024 volatile unsigned int BB_txiqcal_control_1; /* 0x
a6e0 - 0xa6e4 */ |
| 7025 volatile unsigned int BB_txiqcal_control_2; /* 0x
a6e4 - 0xa6e8 */ |
| 7026 volatile unsigned int BB_txiqcal_control_3; /* 0x
a6e8 - 0xa6ec */ |
| 7027 volatile unsigned int BB_txiq_corr_coeff_01_b0; /* 0x
a6ec - 0xa6f0 */ |
| 7028 volatile unsigned int BB_txiq_corr_coeff_23_b0; /* 0x
a6f0 - 0xa6f4 */ |
| 7029 volatile unsigned int BB_txiq_corr_coeff_45_b0; /* 0x
a6f4 - 0xa6f8 */ |
| 7030 volatile unsigned int BB_txiq_corr_coeff_67_b0; /* 0x
a6f8 - 0xa6fc */ |
| 7031 volatile unsigned int BB_txiq_corr_coeff_89_b0; /* 0x
a6fc - 0xa700 */ |
| 7032 volatile unsigned int BB_txiq_corr_coeff_ab_b0; /* 0x
a700 - 0xa704 */ |
| 7033 volatile unsigned int BB_txiq_corr_coeff_cd_b0; /* 0x
a704 - 0xa708 */ |
| 7034 volatile unsigned int BB_txiq_corr_coeff_ef_b0; /* 0x
a708 - 0xa70c */ |
| 7035 volatile unsigned int BB_cal_rxbb_gain_tbl_0; /* 0x
a70c - 0xa710 */ |
| 7036 volatile unsigned int BB_cal_rxbb_gain_tbl_4; /* 0x
a710 - 0xa714 */ |
| 7037 volatile unsigned int BB_cal_rxbb_gain_tbl_8; /* 0x
a714 - 0xa718 */ |
| 7038 volatile unsigned int BB_cal_rxbb_gain_tbl_12; /* 0x
a718 - 0xa71c */ |
| 7039 volatile unsigned int BB_cal_rxbb_gain_tbl_16; /* 0x
a71c - 0xa720 */ |
| 7040 volatile unsigned int BB_cal_rxbb_gain_tbl_20; /* 0x
a720 - 0xa724 */ |
| 7041 volatile unsigned int BB_cal_rxbb_gain_tbl_24; /* 0x
a724 - 0xa728 */ |
| 7042 volatile unsigned int BB_txiqcal_status_b0; /* 0x
a728 - 0xa72c */ |
| 7043 volatile unsigned int BB_paprd_trainer_cntl1; /* 0x
a72c - 0xa730 */ |
| 7044 volatile unsigned int BB_paprd_trainer_cntl2; /* 0x
a730 - 0xa734 */ |
| 7045 volatile unsigned int BB_paprd_trainer_cntl3; /* 0x
a734 - 0xa738 */ |
| 7046 volatile unsigned int BB_paprd_trainer_cntl4; /* 0x
a738 - 0xa73c */ |
| 7047 volatile unsigned int BB_paprd_trainer_stat1; /* 0x
a73c - 0xa740 */ |
| 7048 volatile unsigned int BB_paprd_trainer_stat2; /* 0x
a740 - 0xa744 */ |
| 7049 volatile unsigned int BB_paprd_trainer_stat3; /* 0x
a744 - 0xa748 */ |
| 7050 volatile char pad__21[0x90]; /* 0x
a748 - 0xa7d8 */ |
| 7051 volatile unsigned int BB_fcal_1; /* 0x
a7d8 - 0xa7dc */ |
| 7052 volatile unsigned int BB_fcal_2_b0; /* 0x
a7dc - 0xa7e0 */ |
| 7053 volatile unsigned int BB_radar_bw_filter; /* 0x
a7e0 - 0xa7e4 */ |
| 7054 volatile unsigned int BB_dft_tone_ctrl_b0; /* 0x
a7e4 - 0xa7e8 */ |
| 7055 volatile unsigned int BB_therm_adc_1; /* 0x
a7e8 - 0xa7ec */ |
| 7056 volatile unsigned int BB_therm_adc_2; /* 0x
a7ec - 0xa7f0 */ |
| 7057 volatile unsigned int BB_therm_adc_3; /* 0x
a7f0 - 0xa7f4 */ |
| 7058 volatile unsigned int BB_therm_adc_4; /* 0x
a7f4 - 0xa7f8 */ |
| 7059 volatile unsigned int BB_tx_forced_gain; /* 0x
a7f8 - 0xa7fc */ |
| 7060 volatile unsigned int BB_eco_ctrl; /* 0x
a7fc - 0xa800 */ |
| 7061 volatile char pad__22[0x48]; /* 0x
a800 - 0xa848 */ |
| 7062 volatile unsigned int BB_gain_force_max_gains_b1; /* 0x
a848 - 0xa84c */ |
| 7063 volatile unsigned int BB_gains_min_offsets_b1; /* 0x
a84c - 0xa850 */ |
| 7064 volatile char pad__23[0x1b0]; /* 0x
a850 - 0xaa00 */ |
| 7065 volatile unsigned int BB_rx_ocgain2[128]; /* 0x
aa00 - 0xac00 */ |
| 7066 volatile char pad__24[0x60c]; /* 0x
ac00 - 0xb20c */ |
| 7067 volatile unsigned int BB_ext_atten_switch_ctl_b1; /* 0x
b20c - 0xb210 */ |
| 7068 } bb_lc_reg_reg_t; |
| 7069 |
| 7070 #endif /* __ASSEMBLER__ */ |
| 7071 |
| 7072 #endif /* _BB_LC_REG_REG_H_ */ |
OLD | NEW |