OLD | NEW |
(Empty) | |
| 1 // ------------------------------------------------------------------ |
| 2 // Copyright (c) 2004-2007 Atheros Corporation. All rights reserved. |
| 3 // |
| 4 // This program is free software; you can redistribute it and/or modify |
| 5 // it under the terms of the GNU General Public License version 2 as |
| 6 // published by the Free Software Foundation; |
| 7 // |
| 8 // Software distributed under the License is distributed on an "AS |
| 9 // IS" basis, WITHOUT WARRANTY OF ANY KIND, either express or |
| 10 // implied. See the License for the specific language governing |
| 11 // rights and limitations under the License. |
| 12 // |
| 13 // |
| 14 // ------------------------------------------------------------------ |
| 15 //=================================================================== |
| 16 // Author(s): ="Atheros" |
| 17 //=================================================================== |
| 18 |
| 19 |
| 20 #ifndef _MBOX_REG_REG_H_ |
| 21 #define _MBOX_REG_REG_H_ |
| 22 |
| 23 #define MBOX_FIFO_ADDRESS 0x00000000 |
| 24 #define MBOX_FIFO_OFFSET 0x00000000 |
| 25 #define MBOX_FIFO_DATA_MSB 19 |
| 26 #define MBOX_FIFO_DATA_LSB 0 |
| 27 #define MBOX_FIFO_DATA_MASK 0x000fffff |
| 28 #define MBOX_FIFO_DATA_GET(x) (((x) & MBOX_FIFO_DATA_MASK) >>
MBOX_FIFO_DATA_LSB) |
| 29 #define MBOX_FIFO_DATA_SET(x) (((x) << MBOX_FIFO_DATA_LSB) &
MBOX_FIFO_DATA_MASK) |
| 30 |
| 31 #define MBOX_FIFO_STATUS_ADDRESS 0x00000010 |
| 32 #define MBOX_FIFO_STATUS_OFFSET 0x00000010 |
| 33 #define MBOX_FIFO_STATUS_EMPTY_MSB 19 |
| 34 #define MBOX_FIFO_STATUS_EMPTY_LSB 16 |
| 35 #define MBOX_FIFO_STATUS_EMPTY_MASK 0x000f0000 |
| 36 #define MBOX_FIFO_STATUS_EMPTY_GET(x) (((x) & MBOX_FIFO_STATUS_EMPTY_
MASK) >> MBOX_FIFO_STATUS_EMPTY_LSB) |
| 37 #define MBOX_FIFO_STATUS_EMPTY_SET(x) (((x) << MBOX_FIFO_STATUS_EMPTY
_LSB) & MBOX_FIFO_STATUS_EMPTY_MASK) |
| 38 #define MBOX_FIFO_STATUS_FULL_MSB 15 |
| 39 #define MBOX_FIFO_STATUS_FULL_LSB 12 |
| 40 #define MBOX_FIFO_STATUS_FULL_MASK 0x0000f000 |
| 41 #define MBOX_FIFO_STATUS_FULL_GET(x) (((x) & MBOX_FIFO_STATUS_FULL_M
ASK) >> MBOX_FIFO_STATUS_FULL_LSB) |
| 42 #define MBOX_FIFO_STATUS_FULL_SET(x) (((x) << MBOX_FIFO_STATUS_FULL_
LSB) & MBOX_FIFO_STATUS_FULL_MASK) |
| 43 |
| 44 #define MBOX_DMA_POLICY_ADDRESS 0x00000014 |
| 45 #define MBOX_DMA_POLICY_OFFSET 0x00000014 |
| 46 #define MBOX_DMA_POLICY_TX_QUANTUM_MSB 3 |
| 47 #define MBOX_DMA_POLICY_TX_QUANTUM_LSB 3 |
| 48 #define MBOX_DMA_POLICY_TX_QUANTUM_MASK 0x00000008 |
| 49 #define MBOX_DMA_POLICY_TX_QUANTUM_GET(x) (((x) & MBOX_DMA_POLICY_TX_QUAN
TUM_MASK) >> MBOX_DMA_POLICY_TX_QUANTUM_LSB) |
| 50 #define MBOX_DMA_POLICY_TX_QUANTUM_SET(x) (((x) << MBOX_DMA_POLICY_TX_QUA
NTUM_LSB) & MBOX_DMA_POLICY_TX_QUANTUM_MASK) |
| 51 #define MBOX_DMA_POLICY_TX_ORDER_MSB 2 |
| 52 #define MBOX_DMA_POLICY_TX_ORDER_LSB 2 |
| 53 #define MBOX_DMA_POLICY_TX_ORDER_MASK 0x00000004 |
| 54 #define MBOX_DMA_POLICY_TX_ORDER_GET(x) (((x) & MBOX_DMA_POLICY_TX_ORDE
R_MASK) >> MBOX_DMA_POLICY_TX_ORDER_LSB) |
| 55 #define MBOX_DMA_POLICY_TX_ORDER_SET(x) (((x) << MBOX_DMA_POLICY_TX_ORD
ER_LSB) & MBOX_DMA_POLICY_TX_ORDER_MASK) |
| 56 #define MBOX_DMA_POLICY_RX_QUANTUM_MSB 1 |
| 57 #define MBOX_DMA_POLICY_RX_QUANTUM_LSB 1 |
| 58 #define MBOX_DMA_POLICY_RX_QUANTUM_MASK 0x00000002 |
| 59 #define MBOX_DMA_POLICY_RX_QUANTUM_GET(x) (((x) & MBOX_DMA_POLICY_RX_QUAN
TUM_MASK) >> MBOX_DMA_POLICY_RX_QUANTUM_LSB) |
| 60 #define MBOX_DMA_POLICY_RX_QUANTUM_SET(x) (((x) << MBOX_DMA_POLICY_RX_QUA
NTUM_LSB) & MBOX_DMA_POLICY_RX_QUANTUM_MASK) |
| 61 #define MBOX_DMA_POLICY_RX_ORDER_MSB 0 |
| 62 #define MBOX_DMA_POLICY_RX_ORDER_LSB 0 |
| 63 #define MBOX_DMA_POLICY_RX_ORDER_MASK 0x00000001 |
| 64 #define MBOX_DMA_POLICY_RX_ORDER_GET(x) (((x) & MBOX_DMA_POLICY_RX_ORDE
R_MASK) >> MBOX_DMA_POLICY_RX_ORDER_LSB) |
| 65 #define MBOX_DMA_POLICY_RX_ORDER_SET(x) (((x) << MBOX_DMA_POLICY_RX_ORD
ER_LSB) & MBOX_DMA_POLICY_RX_ORDER_MASK) |
| 66 |
| 67 #define MBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS 0x00000018 |
| 68 #define MBOX0_DMA_RX_DESCRIPTOR_BASE_OFFSET 0x00000018 |
| 69 #define MBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MSB 27 |
| 70 #define MBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_LSB 2 |
| 71 #define MBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MASK 0x0ffffffc |
| 72 #define MBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_GET(x) (((x) & MBOX0_DMA_RX_DESCRIP
TOR_BASE_ADDRESS_MASK) >> MBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_LSB) |
| 73 #define MBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_SET(x) (((x) << MBOX0_DMA_RX_DESCRI
PTOR_BASE_ADDRESS_LSB) & MBOX0_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MASK) |
| 74 |
| 75 #define MBOX0_DMA_RX_CONTROL_ADDRESS 0x0000001c |
| 76 #define MBOX0_DMA_RX_CONTROL_OFFSET 0x0000001c |
| 77 #define MBOX0_DMA_RX_CONTROL_RESUME_MSB 2 |
| 78 #define MBOX0_DMA_RX_CONTROL_RESUME_LSB 2 |
| 79 #define MBOX0_DMA_RX_CONTROL_RESUME_MASK 0x00000004 |
| 80 #define MBOX0_DMA_RX_CONTROL_RESUME_GET(x) (((x) & MBOX0_DMA_RX_CONTROL_RE
SUME_MASK) >> MBOX0_DMA_RX_CONTROL_RESUME_LSB) |
| 81 #define MBOX0_DMA_RX_CONTROL_RESUME_SET(x) (((x) << MBOX0_DMA_RX_CONTROL_R
ESUME_LSB) & MBOX0_DMA_RX_CONTROL_RESUME_MASK) |
| 82 #define MBOX0_DMA_RX_CONTROL_START_MSB 1 |
| 83 #define MBOX0_DMA_RX_CONTROL_START_LSB 1 |
| 84 #define MBOX0_DMA_RX_CONTROL_START_MASK 0x00000002 |
| 85 #define MBOX0_DMA_RX_CONTROL_START_GET(x) (((x) & MBOX0_DMA_RX_CONTROL_ST
ART_MASK) >> MBOX0_DMA_RX_CONTROL_START_LSB) |
| 86 #define MBOX0_DMA_RX_CONTROL_START_SET(x) (((x) << MBOX0_DMA_RX_CONTROL_S
TART_LSB) & MBOX0_DMA_RX_CONTROL_START_MASK) |
| 87 #define MBOX0_DMA_RX_CONTROL_STOP_MSB 0 |
| 88 #define MBOX0_DMA_RX_CONTROL_STOP_LSB 0 |
| 89 #define MBOX0_DMA_RX_CONTROL_STOP_MASK 0x00000001 |
| 90 #define MBOX0_DMA_RX_CONTROL_STOP_GET(x) (((x) & MBOX0_DMA_RX_CONTROL_ST
OP_MASK) >> MBOX0_DMA_RX_CONTROL_STOP_LSB) |
| 91 #define MBOX0_DMA_RX_CONTROL_STOP_SET(x) (((x) << MBOX0_DMA_RX_CONTROL_S
TOP_LSB) & MBOX0_DMA_RX_CONTROL_STOP_MASK) |
| 92 |
| 93 #define MBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS 0x00000020 |
| 94 #define MBOX0_DMA_TX_DESCRIPTOR_BASE_OFFSET 0x00000020 |
| 95 #define MBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MSB 27 |
| 96 #define MBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_LSB 2 |
| 97 #define MBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MASK 0x0ffffffc |
| 98 #define MBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_GET(x) (((x) & MBOX0_DMA_TX_DESCRIP
TOR_BASE_ADDRESS_MASK) >> MBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_LSB) |
| 99 #define MBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_SET(x) (((x) << MBOX0_DMA_TX_DESCRI
PTOR_BASE_ADDRESS_LSB) & MBOX0_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MASK) |
| 100 |
| 101 #define MBOX0_DMA_TX_CONTROL_ADDRESS 0x00000024 |
| 102 #define MBOX0_DMA_TX_CONTROL_OFFSET 0x00000024 |
| 103 #define MBOX0_DMA_TX_CONTROL_RESUME_MSB 2 |
| 104 #define MBOX0_DMA_TX_CONTROL_RESUME_LSB 2 |
| 105 #define MBOX0_DMA_TX_CONTROL_RESUME_MASK 0x00000004 |
| 106 #define MBOX0_DMA_TX_CONTROL_RESUME_GET(x) (((x) & MBOX0_DMA_TX_CONTROL_RE
SUME_MASK) >> MBOX0_DMA_TX_CONTROL_RESUME_LSB) |
| 107 #define MBOX0_DMA_TX_CONTROL_RESUME_SET(x) (((x) << MBOX0_DMA_TX_CONTROL_R
ESUME_LSB) & MBOX0_DMA_TX_CONTROL_RESUME_MASK) |
| 108 #define MBOX0_DMA_TX_CONTROL_START_MSB 1 |
| 109 #define MBOX0_DMA_TX_CONTROL_START_LSB 1 |
| 110 #define MBOX0_DMA_TX_CONTROL_START_MASK 0x00000002 |
| 111 #define MBOX0_DMA_TX_CONTROL_START_GET(x) (((x) & MBOX0_DMA_TX_CONTROL_ST
ART_MASK) >> MBOX0_DMA_TX_CONTROL_START_LSB) |
| 112 #define MBOX0_DMA_TX_CONTROL_START_SET(x) (((x) << MBOX0_DMA_TX_CONTROL_S
TART_LSB) & MBOX0_DMA_TX_CONTROL_START_MASK) |
| 113 #define MBOX0_DMA_TX_CONTROL_STOP_MSB 0 |
| 114 #define MBOX0_DMA_TX_CONTROL_STOP_LSB 0 |
| 115 #define MBOX0_DMA_TX_CONTROL_STOP_MASK 0x00000001 |
| 116 #define MBOX0_DMA_TX_CONTROL_STOP_GET(x) (((x) & MBOX0_DMA_TX_CONTROL_ST
OP_MASK) >> MBOX0_DMA_TX_CONTROL_STOP_LSB) |
| 117 #define MBOX0_DMA_TX_CONTROL_STOP_SET(x) (((x) << MBOX0_DMA_TX_CONTROL_S
TOP_LSB) & MBOX0_DMA_TX_CONTROL_STOP_MASK) |
| 118 |
| 119 #define MBOX1_DMA_RX_DESCRIPTOR_BASE_ADDRESS 0x00000028 |
| 120 #define MBOX1_DMA_RX_DESCRIPTOR_BASE_OFFSET 0x00000028 |
| 121 #define MBOX1_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MSB 27 |
| 122 #define MBOX1_DMA_RX_DESCRIPTOR_BASE_ADDRESS_LSB 2 |
| 123 #define MBOX1_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MASK 0x0ffffffc |
| 124 #define MBOX1_DMA_RX_DESCRIPTOR_BASE_ADDRESS_GET(x) (((x) & MBOX1_DMA_RX_DESCRIP
TOR_BASE_ADDRESS_MASK) >> MBOX1_DMA_RX_DESCRIPTOR_BASE_ADDRESS_LSB) |
| 125 #define MBOX1_DMA_RX_DESCRIPTOR_BASE_ADDRESS_SET(x) (((x) << MBOX1_DMA_RX_DESCRI
PTOR_BASE_ADDRESS_LSB) & MBOX1_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MASK) |
| 126 |
| 127 #define MBOX1_DMA_RX_CONTROL_ADDRESS 0x0000002c |
| 128 #define MBOX1_DMA_RX_CONTROL_OFFSET 0x0000002c |
| 129 #define MBOX1_DMA_RX_CONTROL_RESUME_MSB 2 |
| 130 #define MBOX1_DMA_RX_CONTROL_RESUME_LSB 2 |
| 131 #define MBOX1_DMA_RX_CONTROL_RESUME_MASK 0x00000004 |
| 132 #define MBOX1_DMA_RX_CONTROL_RESUME_GET(x) (((x) & MBOX1_DMA_RX_CONTROL_RE
SUME_MASK) >> MBOX1_DMA_RX_CONTROL_RESUME_LSB) |
| 133 #define MBOX1_DMA_RX_CONTROL_RESUME_SET(x) (((x) << MBOX1_DMA_RX_CONTROL_R
ESUME_LSB) & MBOX1_DMA_RX_CONTROL_RESUME_MASK) |
| 134 #define MBOX1_DMA_RX_CONTROL_START_MSB 1 |
| 135 #define MBOX1_DMA_RX_CONTROL_START_LSB 1 |
| 136 #define MBOX1_DMA_RX_CONTROL_START_MASK 0x00000002 |
| 137 #define MBOX1_DMA_RX_CONTROL_START_GET(x) (((x) & MBOX1_DMA_RX_CONTROL_ST
ART_MASK) >> MBOX1_DMA_RX_CONTROL_START_LSB) |
| 138 #define MBOX1_DMA_RX_CONTROL_START_SET(x) (((x) << MBOX1_DMA_RX_CONTROL_S
TART_LSB) & MBOX1_DMA_RX_CONTROL_START_MASK) |
| 139 #define MBOX1_DMA_RX_CONTROL_STOP_MSB 0 |
| 140 #define MBOX1_DMA_RX_CONTROL_STOP_LSB 0 |
| 141 #define MBOX1_DMA_RX_CONTROL_STOP_MASK 0x00000001 |
| 142 #define MBOX1_DMA_RX_CONTROL_STOP_GET(x) (((x) & MBOX1_DMA_RX_CONTROL_ST
OP_MASK) >> MBOX1_DMA_RX_CONTROL_STOP_LSB) |
| 143 #define MBOX1_DMA_RX_CONTROL_STOP_SET(x) (((x) << MBOX1_DMA_RX_CONTROL_S
TOP_LSB) & MBOX1_DMA_RX_CONTROL_STOP_MASK) |
| 144 |
| 145 #define MBOX1_DMA_TX_DESCRIPTOR_BASE_ADDRESS 0x00000030 |
| 146 #define MBOX1_DMA_TX_DESCRIPTOR_BASE_OFFSET 0x00000030 |
| 147 #define MBOX1_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MSB 27 |
| 148 #define MBOX1_DMA_TX_DESCRIPTOR_BASE_ADDRESS_LSB 2 |
| 149 #define MBOX1_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MASK 0x0ffffffc |
| 150 #define MBOX1_DMA_TX_DESCRIPTOR_BASE_ADDRESS_GET(x) (((x) & MBOX1_DMA_TX_DESCRIP
TOR_BASE_ADDRESS_MASK) >> MBOX1_DMA_TX_DESCRIPTOR_BASE_ADDRESS_LSB) |
| 151 #define MBOX1_DMA_TX_DESCRIPTOR_BASE_ADDRESS_SET(x) (((x) << MBOX1_DMA_TX_DESCRI
PTOR_BASE_ADDRESS_LSB) & MBOX1_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MASK) |
| 152 |
| 153 #define MBOX1_DMA_TX_CONTROL_ADDRESS 0x00000034 |
| 154 #define MBOX1_DMA_TX_CONTROL_OFFSET 0x00000034 |
| 155 #define MBOX1_DMA_TX_CONTROL_RESUME_MSB 2 |
| 156 #define MBOX1_DMA_TX_CONTROL_RESUME_LSB 2 |
| 157 #define MBOX1_DMA_TX_CONTROL_RESUME_MASK 0x00000004 |
| 158 #define MBOX1_DMA_TX_CONTROL_RESUME_GET(x) (((x) & MBOX1_DMA_TX_CONTROL_RE
SUME_MASK) >> MBOX1_DMA_TX_CONTROL_RESUME_LSB) |
| 159 #define MBOX1_DMA_TX_CONTROL_RESUME_SET(x) (((x) << MBOX1_DMA_TX_CONTROL_R
ESUME_LSB) & MBOX1_DMA_TX_CONTROL_RESUME_MASK) |
| 160 #define MBOX1_DMA_TX_CONTROL_START_MSB 1 |
| 161 #define MBOX1_DMA_TX_CONTROL_START_LSB 1 |
| 162 #define MBOX1_DMA_TX_CONTROL_START_MASK 0x00000002 |
| 163 #define MBOX1_DMA_TX_CONTROL_START_GET(x) (((x) & MBOX1_DMA_TX_CONTROL_ST
ART_MASK) >> MBOX1_DMA_TX_CONTROL_START_LSB) |
| 164 #define MBOX1_DMA_TX_CONTROL_START_SET(x) (((x) << MBOX1_DMA_TX_CONTROL_S
TART_LSB) & MBOX1_DMA_TX_CONTROL_START_MASK) |
| 165 #define MBOX1_DMA_TX_CONTROL_STOP_MSB 0 |
| 166 #define MBOX1_DMA_TX_CONTROL_STOP_LSB 0 |
| 167 #define MBOX1_DMA_TX_CONTROL_STOP_MASK 0x00000001 |
| 168 #define MBOX1_DMA_TX_CONTROL_STOP_GET(x) (((x) & MBOX1_DMA_TX_CONTROL_ST
OP_MASK) >> MBOX1_DMA_TX_CONTROL_STOP_LSB) |
| 169 #define MBOX1_DMA_TX_CONTROL_STOP_SET(x) (((x) << MBOX1_DMA_TX_CONTROL_S
TOP_LSB) & MBOX1_DMA_TX_CONTROL_STOP_MASK) |
| 170 |
| 171 #define MBOX2_DMA_RX_DESCRIPTOR_BASE_ADDRESS 0x00000038 |
| 172 #define MBOX2_DMA_RX_DESCRIPTOR_BASE_OFFSET 0x00000038 |
| 173 #define MBOX2_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MSB 27 |
| 174 #define MBOX2_DMA_RX_DESCRIPTOR_BASE_ADDRESS_LSB 2 |
| 175 #define MBOX2_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MASK 0x0ffffffc |
| 176 #define MBOX2_DMA_RX_DESCRIPTOR_BASE_ADDRESS_GET(x) (((x) & MBOX2_DMA_RX_DESCRIP
TOR_BASE_ADDRESS_MASK) >> MBOX2_DMA_RX_DESCRIPTOR_BASE_ADDRESS_LSB) |
| 177 #define MBOX2_DMA_RX_DESCRIPTOR_BASE_ADDRESS_SET(x) (((x) << MBOX2_DMA_RX_DESCRI
PTOR_BASE_ADDRESS_LSB) & MBOX2_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MASK) |
| 178 |
| 179 #define MBOX2_DMA_RX_CONTROL_ADDRESS 0x0000003c |
| 180 #define MBOX2_DMA_RX_CONTROL_OFFSET 0x0000003c |
| 181 #define MBOX2_DMA_RX_CONTROL_RESUME_MSB 2 |
| 182 #define MBOX2_DMA_RX_CONTROL_RESUME_LSB 2 |
| 183 #define MBOX2_DMA_RX_CONTROL_RESUME_MASK 0x00000004 |
| 184 #define MBOX2_DMA_RX_CONTROL_RESUME_GET(x) (((x) & MBOX2_DMA_RX_CONTROL_RE
SUME_MASK) >> MBOX2_DMA_RX_CONTROL_RESUME_LSB) |
| 185 #define MBOX2_DMA_RX_CONTROL_RESUME_SET(x) (((x) << MBOX2_DMA_RX_CONTROL_R
ESUME_LSB) & MBOX2_DMA_RX_CONTROL_RESUME_MASK) |
| 186 #define MBOX2_DMA_RX_CONTROL_START_MSB 1 |
| 187 #define MBOX2_DMA_RX_CONTROL_START_LSB 1 |
| 188 #define MBOX2_DMA_RX_CONTROL_START_MASK 0x00000002 |
| 189 #define MBOX2_DMA_RX_CONTROL_START_GET(x) (((x) & MBOX2_DMA_RX_CONTROL_ST
ART_MASK) >> MBOX2_DMA_RX_CONTROL_START_LSB) |
| 190 #define MBOX2_DMA_RX_CONTROL_START_SET(x) (((x) << MBOX2_DMA_RX_CONTROL_S
TART_LSB) & MBOX2_DMA_RX_CONTROL_START_MASK) |
| 191 #define MBOX2_DMA_RX_CONTROL_STOP_MSB 0 |
| 192 #define MBOX2_DMA_RX_CONTROL_STOP_LSB 0 |
| 193 #define MBOX2_DMA_RX_CONTROL_STOP_MASK 0x00000001 |
| 194 #define MBOX2_DMA_RX_CONTROL_STOP_GET(x) (((x) & MBOX2_DMA_RX_CONTROL_ST
OP_MASK) >> MBOX2_DMA_RX_CONTROL_STOP_LSB) |
| 195 #define MBOX2_DMA_RX_CONTROL_STOP_SET(x) (((x) << MBOX2_DMA_RX_CONTROL_S
TOP_LSB) & MBOX2_DMA_RX_CONTROL_STOP_MASK) |
| 196 |
| 197 #define MBOX2_DMA_TX_DESCRIPTOR_BASE_ADDRESS 0x00000040 |
| 198 #define MBOX2_DMA_TX_DESCRIPTOR_BASE_OFFSET 0x00000040 |
| 199 #define MBOX2_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MSB 27 |
| 200 #define MBOX2_DMA_TX_DESCRIPTOR_BASE_ADDRESS_LSB 2 |
| 201 #define MBOX2_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MASK 0x0ffffffc |
| 202 #define MBOX2_DMA_TX_DESCRIPTOR_BASE_ADDRESS_GET(x) (((x) & MBOX2_DMA_TX_DESCRIP
TOR_BASE_ADDRESS_MASK) >> MBOX2_DMA_TX_DESCRIPTOR_BASE_ADDRESS_LSB) |
| 203 #define MBOX2_DMA_TX_DESCRIPTOR_BASE_ADDRESS_SET(x) (((x) << MBOX2_DMA_TX_DESCRI
PTOR_BASE_ADDRESS_LSB) & MBOX2_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MASK) |
| 204 |
| 205 #define MBOX2_DMA_TX_CONTROL_ADDRESS 0x00000044 |
| 206 #define MBOX2_DMA_TX_CONTROL_OFFSET 0x00000044 |
| 207 #define MBOX2_DMA_TX_CONTROL_RESUME_MSB 2 |
| 208 #define MBOX2_DMA_TX_CONTROL_RESUME_LSB 2 |
| 209 #define MBOX2_DMA_TX_CONTROL_RESUME_MASK 0x00000004 |
| 210 #define MBOX2_DMA_TX_CONTROL_RESUME_GET(x) (((x) & MBOX2_DMA_TX_CONTROL_RE
SUME_MASK) >> MBOX2_DMA_TX_CONTROL_RESUME_LSB) |
| 211 #define MBOX2_DMA_TX_CONTROL_RESUME_SET(x) (((x) << MBOX2_DMA_TX_CONTROL_R
ESUME_LSB) & MBOX2_DMA_TX_CONTROL_RESUME_MASK) |
| 212 #define MBOX2_DMA_TX_CONTROL_START_MSB 1 |
| 213 #define MBOX2_DMA_TX_CONTROL_START_LSB 1 |
| 214 #define MBOX2_DMA_TX_CONTROL_START_MASK 0x00000002 |
| 215 #define MBOX2_DMA_TX_CONTROL_START_GET(x) (((x) & MBOX2_DMA_TX_CONTROL_ST
ART_MASK) >> MBOX2_DMA_TX_CONTROL_START_LSB) |
| 216 #define MBOX2_DMA_TX_CONTROL_START_SET(x) (((x) << MBOX2_DMA_TX_CONTROL_S
TART_LSB) & MBOX2_DMA_TX_CONTROL_START_MASK) |
| 217 #define MBOX2_DMA_TX_CONTROL_STOP_MSB 0 |
| 218 #define MBOX2_DMA_TX_CONTROL_STOP_LSB 0 |
| 219 #define MBOX2_DMA_TX_CONTROL_STOP_MASK 0x00000001 |
| 220 #define MBOX2_DMA_TX_CONTROL_STOP_GET(x) (((x) & MBOX2_DMA_TX_CONTROL_ST
OP_MASK) >> MBOX2_DMA_TX_CONTROL_STOP_LSB) |
| 221 #define MBOX2_DMA_TX_CONTROL_STOP_SET(x) (((x) << MBOX2_DMA_TX_CONTROL_S
TOP_LSB) & MBOX2_DMA_TX_CONTROL_STOP_MASK) |
| 222 |
| 223 #define MBOX3_DMA_RX_DESCRIPTOR_BASE_ADDRESS 0x00000048 |
| 224 #define MBOX3_DMA_RX_DESCRIPTOR_BASE_OFFSET 0x00000048 |
| 225 #define MBOX3_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MSB 27 |
| 226 #define MBOX3_DMA_RX_DESCRIPTOR_BASE_ADDRESS_LSB 2 |
| 227 #define MBOX3_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MASK 0x0ffffffc |
| 228 #define MBOX3_DMA_RX_DESCRIPTOR_BASE_ADDRESS_GET(x) (((x) & MBOX3_DMA_RX_DESCRIP
TOR_BASE_ADDRESS_MASK) >> MBOX3_DMA_RX_DESCRIPTOR_BASE_ADDRESS_LSB) |
| 229 #define MBOX3_DMA_RX_DESCRIPTOR_BASE_ADDRESS_SET(x) (((x) << MBOX3_DMA_RX_DESCRI
PTOR_BASE_ADDRESS_LSB) & MBOX3_DMA_RX_DESCRIPTOR_BASE_ADDRESS_MASK) |
| 230 |
| 231 #define MBOX3_DMA_RX_CONTROL_ADDRESS 0x0000004c |
| 232 #define MBOX3_DMA_RX_CONTROL_OFFSET 0x0000004c |
| 233 #define MBOX3_DMA_RX_CONTROL_RESUME_MSB 2 |
| 234 #define MBOX3_DMA_RX_CONTROL_RESUME_LSB 2 |
| 235 #define MBOX3_DMA_RX_CONTROL_RESUME_MASK 0x00000004 |
| 236 #define MBOX3_DMA_RX_CONTROL_RESUME_GET(x) (((x) & MBOX3_DMA_RX_CONTROL_RE
SUME_MASK) >> MBOX3_DMA_RX_CONTROL_RESUME_LSB) |
| 237 #define MBOX3_DMA_RX_CONTROL_RESUME_SET(x) (((x) << MBOX3_DMA_RX_CONTROL_R
ESUME_LSB) & MBOX3_DMA_RX_CONTROL_RESUME_MASK) |
| 238 #define MBOX3_DMA_RX_CONTROL_START_MSB 1 |
| 239 #define MBOX3_DMA_RX_CONTROL_START_LSB 1 |
| 240 #define MBOX3_DMA_RX_CONTROL_START_MASK 0x00000002 |
| 241 #define MBOX3_DMA_RX_CONTROL_START_GET(x) (((x) & MBOX3_DMA_RX_CONTROL_ST
ART_MASK) >> MBOX3_DMA_RX_CONTROL_START_LSB) |
| 242 #define MBOX3_DMA_RX_CONTROL_START_SET(x) (((x) << MBOX3_DMA_RX_CONTROL_S
TART_LSB) & MBOX3_DMA_RX_CONTROL_START_MASK) |
| 243 #define MBOX3_DMA_RX_CONTROL_STOP_MSB 0 |
| 244 #define MBOX3_DMA_RX_CONTROL_STOP_LSB 0 |
| 245 #define MBOX3_DMA_RX_CONTROL_STOP_MASK 0x00000001 |
| 246 #define MBOX3_DMA_RX_CONTROL_STOP_GET(x) (((x) & MBOX3_DMA_RX_CONTROL_ST
OP_MASK) >> MBOX3_DMA_RX_CONTROL_STOP_LSB) |
| 247 #define MBOX3_DMA_RX_CONTROL_STOP_SET(x) (((x) << MBOX3_DMA_RX_CONTROL_S
TOP_LSB) & MBOX3_DMA_RX_CONTROL_STOP_MASK) |
| 248 |
| 249 #define MBOX3_DMA_TX_DESCRIPTOR_BASE_ADDRESS 0x00000050 |
| 250 #define MBOX3_DMA_TX_DESCRIPTOR_BASE_OFFSET 0x00000050 |
| 251 #define MBOX3_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MSB 27 |
| 252 #define MBOX3_DMA_TX_DESCRIPTOR_BASE_ADDRESS_LSB 2 |
| 253 #define MBOX3_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MASK 0x0ffffffc |
| 254 #define MBOX3_DMA_TX_DESCRIPTOR_BASE_ADDRESS_GET(x) (((x) & MBOX3_DMA_TX_DESCRIP
TOR_BASE_ADDRESS_MASK) >> MBOX3_DMA_TX_DESCRIPTOR_BASE_ADDRESS_LSB) |
| 255 #define MBOX3_DMA_TX_DESCRIPTOR_BASE_ADDRESS_SET(x) (((x) << MBOX3_DMA_TX_DESCRI
PTOR_BASE_ADDRESS_LSB) & MBOX3_DMA_TX_DESCRIPTOR_BASE_ADDRESS_MASK) |
| 256 |
| 257 #define MBOX3_DMA_TX_CONTROL_ADDRESS 0x00000054 |
| 258 #define MBOX3_DMA_TX_CONTROL_OFFSET 0x00000054 |
| 259 #define MBOX3_DMA_TX_CONTROL_RESUME_MSB 2 |
| 260 #define MBOX3_DMA_TX_CONTROL_RESUME_LSB 2 |
| 261 #define MBOX3_DMA_TX_CONTROL_RESUME_MASK 0x00000004 |
| 262 #define MBOX3_DMA_TX_CONTROL_RESUME_GET(x) (((x) & MBOX3_DMA_TX_CONTROL_RE
SUME_MASK) >> MBOX3_DMA_TX_CONTROL_RESUME_LSB) |
| 263 #define MBOX3_DMA_TX_CONTROL_RESUME_SET(x) (((x) << MBOX3_DMA_TX_CONTROL_R
ESUME_LSB) & MBOX3_DMA_TX_CONTROL_RESUME_MASK) |
| 264 #define MBOX3_DMA_TX_CONTROL_START_MSB 1 |
| 265 #define MBOX3_DMA_TX_CONTROL_START_LSB 1 |
| 266 #define MBOX3_DMA_TX_CONTROL_START_MASK 0x00000002 |
| 267 #define MBOX3_DMA_TX_CONTROL_START_GET(x) (((x) & MBOX3_DMA_TX_CONTROL_ST
ART_MASK) >> MBOX3_DMA_TX_CONTROL_START_LSB) |
| 268 #define MBOX3_DMA_TX_CONTROL_START_SET(x) (((x) << MBOX3_DMA_TX_CONTROL_S
TART_LSB) & MBOX3_DMA_TX_CONTROL_START_MASK) |
| 269 #define MBOX3_DMA_TX_CONTROL_STOP_MSB 0 |
| 270 #define MBOX3_DMA_TX_CONTROL_STOP_LSB 0 |
| 271 #define MBOX3_DMA_TX_CONTROL_STOP_MASK 0x00000001 |
| 272 #define MBOX3_DMA_TX_CONTROL_STOP_GET(x) (((x) & MBOX3_DMA_TX_CONTROL_ST
OP_MASK) >> MBOX3_DMA_TX_CONTROL_STOP_LSB) |
| 273 #define MBOX3_DMA_TX_CONTROL_STOP_SET(x) (((x) << MBOX3_DMA_TX_CONTROL_S
TOP_LSB) & MBOX3_DMA_TX_CONTROL_STOP_MASK) |
| 274 |
| 275 #define MBOX_INT_STATUS_ADDRESS 0x00000058 |
| 276 #define MBOX_INT_STATUS_OFFSET 0x00000058 |
| 277 #define MBOX_INT_STATUS_RX_DMA_COMPLETE_MSB 31 |
| 278 #define MBOX_INT_STATUS_RX_DMA_COMPLETE_LSB 28 |
| 279 #define MBOX_INT_STATUS_RX_DMA_COMPLETE_MASK 0xf0000000 |
| 280 #define MBOX_INT_STATUS_RX_DMA_COMPLETE_GET(x) (((x) & MBOX_INT_STATUS_RX_DMA_
COMPLETE_MASK) >> MBOX_INT_STATUS_RX_DMA_COMPLETE_LSB) |
| 281 #define MBOX_INT_STATUS_RX_DMA_COMPLETE_SET(x) (((x) << MBOX_INT_STATUS_RX_DMA
_COMPLETE_LSB) & MBOX_INT_STATUS_RX_DMA_COMPLETE_MASK) |
| 282 #define MBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_MSB 27 |
| 283 #define MBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_LSB 24 |
| 284 #define MBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_MASK 0x0f000000 |
| 285 #define MBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_GET(x) (((x) & MBOX_INT_STATUS_TX_DM
A_EOM_COMPLETE_MASK) >> MBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_LSB) |
| 286 #define MBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_SET(x) (((x) << MBOX_INT_STATUS_TX_D
MA_EOM_COMPLETE_LSB) & MBOX_INT_STATUS_TX_DMA_EOM_COMPLETE_MASK) |
| 287 #define MBOX_INT_STATUS_TX_DMA_COMPLETE_MSB 23 |
| 288 #define MBOX_INT_STATUS_TX_DMA_COMPLETE_LSB 20 |
| 289 #define MBOX_INT_STATUS_TX_DMA_COMPLETE_MASK 0x00f00000 |
| 290 #define MBOX_INT_STATUS_TX_DMA_COMPLETE_GET(x) (((x) & MBOX_INT_STATUS_TX_DMA_
COMPLETE_MASK) >> MBOX_INT_STATUS_TX_DMA_COMPLETE_LSB) |
| 291 #define MBOX_INT_STATUS_TX_DMA_COMPLETE_SET(x) (((x) << MBOX_INT_STATUS_TX_DMA
_COMPLETE_LSB) & MBOX_INT_STATUS_TX_DMA_COMPLETE_MASK) |
| 292 #define MBOX_INT_STATUS_TX_OVERFLOW_MSB 17 |
| 293 #define MBOX_INT_STATUS_TX_OVERFLOW_LSB 17 |
| 294 #define MBOX_INT_STATUS_TX_OVERFLOW_MASK 0x00020000 |
| 295 #define MBOX_INT_STATUS_TX_OVERFLOW_GET(x) (((x) & MBOX_INT_STATUS_TX_OVER
FLOW_MASK) >> MBOX_INT_STATUS_TX_OVERFLOW_LSB) |
| 296 #define MBOX_INT_STATUS_TX_OVERFLOW_SET(x) (((x) << MBOX_INT_STATUS_TX_OVE
RFLOW_LSB) & MBOX_INT_STATUS_TX_OVERFLOW_MASK) |
| 297 #define MBOX_INT_STATUS_RX_UNDERFLOW_MSB 16 |
| 298 #define MBOX_INT_STATUS_RX_UNDERFLOW_LSB 16 |
| 299 #define MBOX_INT_STATUS_RX_UNDERFLOW_MASK 0x00010000 |
| 300 #define MBOX_INT_STATUS_RX_UNDERFLOW_GET(x) (((x) & MBOX_INT_STATUS_RX_UNDE
RFLOW_MASK) >> MBOX_INT_STATUS_RX_UNDERFLOW_LSB) |
| 301 #define MBOX_INT_STATUS_RX_UNDERFLOW_SET(x) (((x) << MBOX_INT_STATUS_RX_UND
ERFLOW_LSB) & MBOX_INT_STATUS_RX_UNDERFLOW_MASK) |
| 302 #define MBOX_INT_STATUS_TX_NOT_EMPTY_MSB 15 |
| 303 #define MBOX_INT_STATUS_TX_NOT_EMPTY_LSB 12 |
| 304 #define MBOX_INT_STATUS_TX_NOT_EMPTY_MASK 0x0000f000 |
| 305 #define MBOX_INT_STATUS_TX_NOT_EMPTY_GET(x) (((x) & MBOX_INT_STATUS_TX_NOT_
EMPTY_MASK) >> MBOX_INT_STATUS_TX_NOT_EMPTY_LSB) |
| 306 #define MBOX_INT_STATUS_TX_NOT_EMPTY_SET(x) (((x) << MBOX_INT_STATUS_TX_NOT
_EMPTY_LSB) & MBOX_INT_STATUS_TX_NOT_EMPTY_MASK) |
| 307 #define MBOX_INT_STATUS_RX_NOT_FULL_MSB 11 |
| 308 #define MBOX_INT_STATUS_RX_NOT_FULL_LSB 8 |
| 309 #define MBOX_INT_STATUS_RX_NOT_FULL_MASK 0x00000f00 |
| 310 #define MBOX_INT_STATUS_RX_NOT_FULL_GET(x) (((x) & MBOX_INT_STATUS_RX_NOT_
FULL_MASK) >> MBOX_INT_STATUS_RX_NOT_FULL_LSB) |
| 311 #define MBOX_INT_STATUS_RX_NOT_FULL_SET(x) (((x) << MBOX_INT_STATUS_RX_NOT
_FULL_LSB) & MBOX_INT_STATUS_RX_NOT_FULL_MASK) |
| 312 #define MBOX_INT_STATUS_HOST_MSB 7 |
| 313 #define MBOX_INT_STATUS_HOST_LSB 0 |
| 314 #define MBOX_INT_STATUS_HOST_MASK 0x000000ff |
| 315 #define MBOX_INT_STATUS_HOST_GET(x) (((x) & MBOX_INT_STATUS_HOST_MA
SK) >> MBOX_INT_STATUS_HOST_LSB) |
| 316 #define MBOX_INT_STATUS_HOST_SET(x) (((x) << MBOX_INT_STATUS_HOST_L
SB) & MBOX_INT_STATUS_HOST_MASK) |
| 317 |
| 318 #define MBOX_INT_ENABLE_ADDRESS 0x0000005c |
| 319 #define MBOX_INT_ENABLE_OFFSET 0x0000005c |
| 320 #define MBOX_INT_ENABLE_RX_DMA_COMPLETE_MSB 31 |
| 321 #define MBOX_INT_ENABLE_RX_DMA_COMPLETE_LSB 28 |
| 322 #define MBOX_INT_ENABLE_RX_DMA_COMPLETE_MASK 0xf0000000 |
| 323 #define MBOX_INT_ENABLE_RX_DMA_COMPLETE_GET(x) (((x) & MBOX_INT_ENABLE_RX_DMA_
COMPLETE_MASK) >> MBOX_INT_ENABLE_RX_DMA_COMPLETE_LSB) |
| 324 #define MBOX_INT_ENABLE_RX_DMA_COMPLETE_SET(x) (((x) << MBOX_INT_ENABLE_RX_DMA
_COMPLETE_LSB) & MBOX_INT_ENABLE_RX_DMA_COMPLETE_MASK) |
| 325 #define MBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_MSB 27 |
| 326 #define MBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_LSB 24 |
| 327 #define MBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_MASK 0x0f000000 |
| 328 #define MBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_GET(x) (((x) & MBOX_INT_ENABLE_TX_DM
A_EOM_COMPLETE_MASK) >> MBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_LSB) |
| 329 #define MBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_SET(x) (((x) << MBOX_INT_ENABLE_TX_D
MA_EOM_COMPLETE_LSB) & MBOX_INT_ENABLE_TX_DMA_EOM_COMPLETE_MASK) |
| 330 #define MBOX_INT_ENABLE_TX_DMA_COMPLETE_MSB 23 |
| 331 #define MBOX_INT_ENABLE_TX_DMA_COMPLETE_LSB 20 |
| 332 #define MBOX_INT_ENABLE_TX_DMA_COMPLETE_MASK 0x00f00000 |
| 333 #define MBOX_INT_ENABLE_TX_DMA_COMPLETE_GET(x) (((x) & MBOX_INT_ENABLE_TX_DMA_
COMPLETE_MASK) >> MBOX_INT_ENABLE_TX_DMA_COMPLETE_LSB) |
| 334 #define MBOX_INT_ENABLE_TX_DMA_COMPLETE_SET(x) (((x) << MBOX_INT_ENABLE_TX_DMA
_COMPLETE_LSB) & MBOX_INT_ENABLE_TX_DMA_COMPLETE_MASK) |
| 335 #define MBOX_INT_ENABLE_TX_OVERFLOW_MSB 17 |
| 336 #define MBOX_INT_ENABLE_TX_OVERFLOW_LSB 17 |
| 337 #define MBOX_INT_ENABLE_TX_OVERFLOW_MASK 0x00020000 |
| 338 #define MBOX_INT_ENABLE_TX_OVERFLOW_GET(x) (((x) & MBOX_INT_ENABLE_TX_OVER
FLOW_MASK) >> MBOX_INT_ENABLE_TX_OVERFLOW_LSB) |
| 339 #define MBOX_INT_ENABLE_TX_OVERFLOW_SET(x) (((x) << MBOX_INT_ENABLE_TX_OVE
RFLOW_LSB) & MBOX_INT_ENABLE_TX_OVERFLOW_MASK) |
| 340 #define MBOX_INT_ENABLE_RX_UNDERFLOW_MSB 16 |
| 341 #define MBOX_INT_ENABLE_RX_UNDERFLOW_LSB 16 |
| 342 #define MBOX_INT_ENABLE_RX_UNDERFLOW_MASK 0x00010000 |
| 343 #define MBOX_INT_ENABLE_RX_UNDERFLOW_GET(x) (((x) & MBOX_INT_ENABLE_RX_UNDE
RFLOW_MASK) >> MBOX_INT_ENABLE_RX_UNDERFLOW_LSB) |
| 344 #define MBOX_INT_ENABLE_RX_UNDERFLOW_SET(x) (((x) << MBOX_INT_ENABLE_RX_UND
ERFLOW_LSB) & MBOX_INT_ENABLE_RX_UNDERFLOW_MASK) |
| 345 #define MBOX_INT_ENABLE_TX_NOT_EMPTY_MSB 15 |
| 346 #define MBOX_INT_ENABLE_TX_NOT_EMPTY_LSB 12 |
| 347 #define MBOX_INT_ENABLE_TX_NOT_EMPTY_MASK 0x0000f000 |
| 348 #define MBOX_INT_ENABLE_TX_NOT_EMPTY_GET(x) (((x) & MBOX_INT_ENABLE_TX_NOT_
EMPTY_MASK) >> MBOX_INT_ENABLE_TX_NOT_EMPTY_LSB) |
| 349 #define MBOX_INT_ENABLE_TX_NOT_EMPTY_SET(x) (((x) << MBOX_INT_ENABLE_TX_NOT
_EMPTY_LSB) & MBOX_INT_ENABLE_TX_NOT_EMPTY_MASK) |
| 350 #define MBOX_INT_ENABLE_RX_NOT_FULL_MSB 11 |
| 351 #define MBOX_INT_ENABLE_RX_NOT_FULL_LSB 8 |
| 352 #define MBOX_INT_ENABLE_RX_NOT_FULL_MASK 0x00000f00 |
| 353 #define MBOX_INT_ENABLE_RX_NOT_FULL_GET(x) (((x) & MBOX_INT_ENABLE_RX_NOT_
FULL_MASK) >> MBOX_INT_ENABLE_RX_NOT_FULL_LSB) |
| 354 #define MBOX_INT_ENABLE_RX_NOT_FULL_SET(x) (((x) << MBOX_INT_ENABLE_RX_NOT
_FULL_LSB) & MBOX_INT_ENABLE_RX_NOT_FULL_MASK) |
| 355 #define MBOX_INT_ENABLE_HOST_MSB 7 |
| 356 #define MBOX_INT_ENABLE_HOST_LSB 0 |
| 357 #define MBOX_INT_ENABLE_HOST_MASK 0x000000ff |
| 358 #define MBOX_INT_ENABLE_HOST_GET(x) (((x) & MBOX_INT_ENABLE_HOST_MA
SK) >> MBOX_INT_ENABLE_HOST_LSB) |
| 359 #define MBOX_INT_ENABLE_HOST_SET(x) (((x) << MBOX_INT_ENABLE_HOST_L
SB) & MBOX_INT_ENABLE_HOST_MASK) |
| 360 |
| 361 #define INT_HOST_ADDRESS 0x00000060 |
| 362 #define INT_HOST_OFFSET 0x00000060 |
| 363 #define INT_HOST_VECTOR_MSB 7 |
| 364 #define INT_HOST_VECTOR_LSB 0 |
| 365 #define INT_HOST_VECTOR_MASK 0x000000ff |
| 366 #define INT_HOST_VECTOR_GET(x) (((x) & INT_HOST_VECTOR_MASK) >
> INT_HOST_VECTOR_LSB) |
| 367 #define INT_HOST_VECTOR_SET(x) (((x) << INT_HOST_VECTOR_LSB) &
INT_HOST_VECTOR_MASK) |
| 368 |
| 369 #define LOCAL_COUNT_ADDRESS 0x00000080 |
| 370 #define LOCAL_COUNT_OFFSET 0x00000080 |
| 371 #define LOCAL_COUNT_VALUE_MSB 7 |
| 372 #define LOCAL_COUNT_VALUE_LSB 0 |
| 373 #define LOCAL_COUNT_VALUE_MASK 0x000000ff |
| 374 #define LOCAL_COUNT_VALUE_GET(x) (((x) & LOCAL_COUNT_VALUE_MASK)
>> LOCAL_COUNT_VALUE_LSB) |
| 375 #define LOCAL_COUNT_VALUE_SET(x) (((x) << LOCAL_COUNT_VALUE_LSB)
& LOCAL_COUNT_VALUE_MASK) |
| 376 |
| 377 #define COUNT_INC_ADDRESS 0x000000a0 |
| 378 #define COUNT_INC_OFFSET 0x000000a0 |
| 379 #define COUNT_INC_VALUE_MSB 7 |
| 380 #define COUNT_INC_VALUE_LSB 0 |
| 381 #define COUNT_INC_VALUE_MASK 0x000000ff |
| 382 #define COUNT_INC_VALUE_GET(x) (((x) & COUNT_INC_VALUE_MASK) >
> COUNT_INC_VALUE_LSB) |
| 383 #define COUNT_INC_VALUE_SET(x) (((x) << COUNT_INC_VALUE_LSB) &
COUNT_INC_VALUE_MASK) |
| 384 |
| 385 #define LOCAL_SCRATCH_ADDRESS 0x000000c0 |
| 386 #define LOCAL_SCRATCH_OFFSET 0x000000c0 |
| 387 #define LOCAL_SCRATCH_VALUE_MSB 7 |
| 388 #define LOCAL_SCRATCH_VALUE_LSB 0 |
| 389 #define LOCAL_SCRATCH_VALUE_MASK 0x000000ff |
| 390 #define LOCAL_SCRATCH_VALUE_GET(x) (((x) & LOCAL_SCRATCH_VALUE_MAS
K) >> LOCAL_SCRATCH_VALUE_LSB) |
| 391 #define LOCAL_SCRATCH_VALUE_SET(x) (((x) << LOCAL_SCRATCH_VALUE_LS
B) & LOCAL_SCRATCH_VALUE_MASK) |
| 392 |
| 393 #define USE_LOCAL_BUS_ADDRESS 0x000000e0 |
| 394 #define USE_LOCAL_BUS_OFFSET 0x000000e0 |
| 395 #define USE_LOCAL_BUS_PIN_INIT_MSB 0 |
| 396 #define USE_LOCAL_BUS_PIN_INIT_LSB 0 |
| 397 #define USE_LOCAL_BUS_PIN_INIT_MASK 0x00000001 |
| 398 #define USE_LOCAL_BUS_PIN_INIT_GET(x) (((x) & USE_LOCAL_BUS_PIN_INIT_
MASK) >> USE_LOCAL_BUS_PIN_INIT_LSB) |
| 399 #define USE_LOCAL_BUS_PIN_INIT_SET(x) (((x) << USE_LOCAL_BUS_PIN_INIT
_LSB) & USE_LOCAL_BUS_PIN_INIT_MASK) |
| 400 |
| 401 #define SDIO_CONFIG_ADDRESS 0x000000e4 |
| 402 #define SDIO_CONFIG_OFFSET 0x000000e4 |
| 403 #define SDIO_CONFIG_CCCR_IOR1_MSB 0 |
| 404 #define SDIO_CONFIG_CCCR_IOR1_LSB 0 |
| 405 #define SDIO_CONFIG_CCCR_IOR1_MASK 0x00000001 |
| 406 #define SDIO_CONFIG_CCCR_IOR1_GET(x) (((x) & SDIO_CONFIG_CCCR_IOR1_M
ASK) >> SDIO_CONFIG_CCCR_IOR1_LSB) |
| 407 #define SDIO_CONFIG_CCCR_IOR1_SET(x) (((x) << SDIO_CONFIG_CCCR_IOR1_
LSB) & SDIO_CONFIG_CCCR_IOR1_MASK) |
| 408 |
| 409 #define MBOX_DEBUG_ADDRESS 0x000000e8 |
| 410 #define MBOX_DEBUG_OFFSET 0x000000e8 |
| 411 #define MBOX_DEBUG_SEL_MSB 2 |
| 412 #define MBOX_DEBUG_SEL_LSB 0 |
| 413 #define MBOX_DEBUG_SEL_MASK 0x00000007 |
| 414 #define MBOX_DEBUG_SEL_GET(x) (((x) & MBOX_DEBUG_SEL_MASK) >>
MBOX_DEBUG_SEL_LSB) |
| 415 #define MBOX_DEBUG_SEL_SET(x) (((x) << MBOX_DEBUG_SEL_LSB) &
MBOX_DEBUG_SEL_MASK) |
| 416 |
| 417 #define MBOX_FIFO_RESET_ADDRESS 0x000000ec |
| 418 #define MBOX_FIFO_RESET_OFFSET 0x000000ec |
| 419 #define MBOX_FIFO_RESET_INIT_MSB 0 |
| 420 #define MBOX_FIFO_RESET_INIT_LSB 0 |
| 421 #define MBOX_FIFO_RESET_INIT_MASK 0x00000001 |
| 422 #define MBOX_FIFO_RESET_INIT_GET(x) (((x) & MBOX_FIFO_RESET_INIT_MA
SK) >> MBOX_FIFO_RESET_INIT_LSB) |
| 423 #define MBOX_FIFO_RESET_INIT_SET(x) (((x) << MBOX_FIFO_RESET_INIT_L
SB) & MBOX_FIFO_RESET_INIT_MASK) |
| 424 |
| 425 #define MBOX_TXFIFO_POP_ADDRESS 0x000000f0 |
| 426 #define MBOX_TXFIFO_POP_OFFSET 0x000000f0 |
| 427 #define MBOX_TXFIFO_POP_DATA_MSB 0 |
| 428 #define MBOX_TXFIFO_POP_DATA_LSB 0 |
| 429 #define MBOX_TXFIFO_POP_DATA_MASK 0x00000001 |
| 430 #define MBOX_TXFIFO_POP_DATA_GET(x) (((x) & MBOX_TXFIFO_POP_DATA_MA
SK) >> MBOX_TXFIFO_POP_DATA_LSB) |
| 431 #define MBOX_TXFIFO_POP_DATA_SET(x) (((x) << MBOX_TXFIFO_POP_DATA_L
SB) & MBOX_TXFIFO_POP_DATA_MASK) |
| 432 |
| 433 #define MBOX_RXFIFO_POP_ADDRESS 0x00000100 |
| 434 #define MBOX_RXFIFO_POP_OFFSET 0x00000100 |
| 435 #define MBOX_RXFIFO_POP_DATA_MSB 0 |
| 436 #define MBOX_RXFIFO_POP_DATA_LSB 0 |
| 437 #define MBOX_RXFIFO_POP_DATA_MASK 0x00000001 |
| 438 #define MBOX_RXFIFO_POP_DATA_GET(x) (((x) & MBOX_RXFIFO_POP_DATA_MA
SK) >> MBOX_RXFIFO_POP_DATA_LSB) |
| 439 #define MBOX_RXFIFO_POP_DATA_SET(x) (((x) << MBOX_RXFIFO_POP_DATA_L
SB) & MBOX_RXFIFO_POP_DATA_MASK) |
| 440 |
| 441 #define SDIO_DEBUG_ADDRESS 0x00000110 |
| 442 #define SDIO_DEBUG_OFFSET 0x00000110 |
| 443 #define SDIO_DEBUG_SEL_MSB 3 |
| 444 #define SDIO_DEBUG_SEL_LSB 0 |
| 445 #define SDIO_DEBUG_SEL_MASK 0x0000000f |
| 446 #define SDIO_DEBUG_SEL_GET(x) (((x) & SDIO_DEBUG_SEL_MASK) >>
SDIO_DEBUG_SEL_LSB) |
| 447 #define SDIO_DEBUG_SEL_SET(x) (((x) << SDIO_DEBUG_SEL_LSB) &
SDIO_DEBUG_SEL_MASK) |
| 448 |
| 449 #define HOST_IF_WINDOW_ADDRESS 0x00002000 |
| 450 #define HOST_IF_WINDOW_OFFSET 0x00002000 |
| 451 #define HOST_IF_WINDOW_DATA_MSB 7 |
| 452 #define HOST_IF_WINDOW_DATA_LSB 0 |
| 453 #define HOST_IF_WINDOW_DATA_MASK 0x000000ff |
| 454 #define HOST_IF_WINDOW_DATA_GET(x) (((x) & HOST_IF_WINDOW_DATA_MAS
K) >> HOST_IF_WINDOW_DATA_LSB) |
| 455 #define HOST_IF_WINDOW_DATA_SET(x) (((x) << HOST_IF_WINDOW_DATA_LS
B) & HOST_IF_WINDOW_DATA_MASK) |
| 456 |
| 457 |
| 458 #ifndef __ASSEMBLER__ |
| 459 |
| 460 typedef struct mbox_reg_reg_s { |
| 461 volatile unsigned int mbox_fifo[4]; |
| 462 volatile unsigned int mbox_fifo_status; |
| 463 volatile unsigned int mbox_dma_policy; |
| 464 volatile unsigned int mbox0_dma_rx_descriptor_base; |
| 465 volatile unsigned int mbox0_dma_rx_control; |
| 466 volatile unsigned int mbox0_dma_tx_descriptor_base; |
| 467 volatile unsigned int mbox0_dma_tx_control; |
| 468 volatile unsigned int mbox1_dma_rx_descriptor_base; |
| 469 volatile unsigned int mbox1_dma_rx_control; |
| 470 volatile unsigned int mbox1_dma_tx_descriptor_base; |
| 471 volatile unsigned int mbox1_dma_tx_control; |
| 472 volatile unsigned int mbox2_dma_rx_descriptor_base; |
| 473 volatile unsigned int mbox2_dma_rx_control; |
| 474 volatile unsigned int mbox2_dma_tx_descriptor_base; |
| 475 volatile unsigned int mbox2_dma_tx_control; |
| 476 volatile unsigned int mbox3_dma_rx_descriptor_base; |
| 477 volatile unsigned int mbox3_dma_rx_control; |
| 478 volatile unsigned int mbox3_dma_tx_descriptor_base; |
| 479 volatile unsigned int mbox3_dma_tx_control; |
| 480 volatile unsigned int mbox_int_status; |
| 481 volatile unsigned int mbox_int_enable; |
| 482 volatile unsigned int int_host; |
| 483 unsigned char pad0[28]; /* pad to 0x80 */ |
| 484 volatile unsigned int local_count[8]; |
| 485 volatile unsigned int count_inc[8]; |
| 486 volatile unsigned int local_scratch[8]; |
| 487 volatile unsigned int use_local_bus; |
| 488 volatile unsigned int sdio_config; |
| 489 volatile unsigned int mbox_debug; |
| 490 volatile unsigned int mbox_fifo_reset; |
| 491 volatile unsigned int mbox_txfifo_pop[4]; |
| 492 volatile unsigned int mbox_rxfifo_pop[4]; |
| 493 volatile unsigned int sdio_debug; |
| 494 unsigned char pad1[7916]; /* pad to 0x2000 */ |
| 495 volatile unsigned int host_if_window[2048]; |
| 496 } mbox_reg_reg_t; |
| 497 |
| 498 #endif /* __ASSEMBLER__ */ |
| 499 |
| 500 #endif /* _MBOX_REG_H_ */ |
OLD | NEW |