OLD | NEW |
1 // Copyright 2014 the V8 project authors. All rights reserved. | 1 // Copyright 2014 the V8 project authors. All rights reserved. |
2 // Use of this source code is governed by a BSD-style license that can be | 2 // Use of this source code is governed by a BSD-style license that can be |
3 // found in the LICENSE file. | 3 // found in the LICENSE file. |
4 | 4 |
5 #ifndef V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ | 5 #ifndef V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ |
6 #define V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ | 6 #define V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ |
7 | 7 |
8 namespace v8 { | 8 namespace v8 { |
9 namespace internal { | 9 namespace internal { |
10 namespace compiler { | 10 namespace compiler { |
(...skipping 18 matching lines...) Expand all Loading... |
29 V(Arm64Orn) \ | 29 V(Arm64Orn) \ |
30 V(Arm64Orn32) \ | 30 V(Arm64Orn32) \ |
31 V(Arm64Eor) \ | 31 V(Arm64Eor) \ |
32 V(Arm64Eor32) \ | 32 V(Arm64Eor32) \ |
33 V(Arm64Eon) \ | 33 V(Arm64Eon) \ |
34 V(Arm64Eon32) \ | 34 V(Arm64Eon32) \ |
35 V(Arm64Sub) \ | 35 V(Arm64Sub) \ |
36 V(Arm64Sub32) \ | 36 V(Arm64Sub32) \ |
37 V(Arm64Mul) \ | 37 V(Arm64Mul) \ |
38 V(Arm64Mul32) \ | 38 V(Arm64Mul32) \ |
| 39 V(Arm64Madd) \ |
| 40 V(Arm64Madd32) \ |
| 41 V(Arm64Msub) \ |
| 42 V(Arm64Msub32) \ |
| 43 V(Arm64Mneg) \ |
| 44 V(Arm64Mneg32) \ |
39 V(Arm64Idiv) \ | 45 V(Arm64Idiv) \ |
40 V(Arm64Idiv32) \ | 46 V(Arm64Idiv32) \ |
41 V(Arm64Udiv) \ | 47 V(Arm64Udiv) \ |
42 V(Arm64Udiv32) \ | 48 V(Arm64Udiv32) \ |
43 V(Arm64Imod) \ | 49 V(Arm64Imod) \ |
44 V(Arm64Imod32) \ | 50 V(Arm64Imod32) \ |
45 V(Arm64Umod) \ | 51 V(Arm64Umod) \ |
46 V(Arm64Umod32) \ | 52 V(Arm64Umod32) \ |
47 V(Arm64Not) \ | 53 V(Arm64Not) \ |
48 V(Arm64Not32) \ | 54 V(Arm64Not32) \ |
(...skipping 58 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
107 // MRR = [register + register] | 113 // MRR = [register + register] |
108 #define TARGET_ADDRESSING_MODE_LIST(V) \ | 114 #define TARGET_ADDRESSING_MODE_LIST(V) \ |
109 V(MRI) /* [%r0 + K] */ \ | 115 V(MRI) /* [%r0 + K] */ \ |
110 V(MRR) /* [%r0 + %r1] */ | 116 V(MRR) /* [%r0 + %r1] */ |
111 | 117 |
112 } // namespace internal | 118 } // namespace internal |
113 } // namespace compiler | 119 } // namespace compiler |
114 } // namespace v8 | 120 } // namespace v8 |
115 | 121 |
116 #endif // V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ | 122 #endif // V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ |
OLD | NEW |