Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(1024)

Side by Side Diff: src/arm/assembler-arm-inl.h

Issue 596703004: [turbofan] Add backend support for float32. (Closed) Base URL: https://v8.googlecode.com/svn/branches/bleeding_edge
Patch Set: REBASE Created 6 years, 2 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
« no previous file with comments | « src/arm/assembler-arm.h ('k') | src/arm64/assembler-arm64.h » ('j') | no next file with comments »
Toggle Intra-line Diffs ('i') | Expand Comments ('e') | Collapse Comments ('c') | Show Comments Hide Comments ('s')
OLDNEW
1 // Copyright (c) 1994-2006 Sun Microsystems Inc. 1 // Copyright (c) 1994-2006 Sun Microsystems Inc.
2 // All Rights Reserved. 2 // All Rights Reserved.
3 // 3 //
4 // Redistribution and use in source and binary forms, with or without 4 // Redistribution and use in source and binary forms, with or without
5 // modification, are permitted provided that the following conditions 5 // modification, are permitted provided that the following conditions
6 // are met: 6 // are met:
7 // 7 //
8 // - Redistributions of source code must retain the above copyright notice, 8 // - Redistributions of source code must retain the above copyright notice,
9 // this list of conditions and the following disclaimer. 9 // this list of conditions and the following disclaimer.
10 // 10 //
(...skipping 52 matching lines...) Expand 10 before | Expand all | Expand 10 after
63 int DwVfpRegister::NumReservedRegisters() { 63 int DwVfpRegister::NumReservedRegisters() {
64 return kNumReservedRegisters; 64 return kNumReservedRegisters;
65 } 65 }
66 66
67 67
68 int DwVfpRegister::NumAllocatableRegisters() { 68 int DwVfpRegister::NumAllocatableRegisters() {
69 return NumRegisters() - kNumReservedRegisters; 69 return NumRegisters() - kNumReservedRegisters;
70 } 70 }
71 71
72 72
73 // static
74 int DwVfpRegister::NumAllocatableAliasedRegisters() {
75 return LowDwVfpRegister::kMaxNumLowRegisters - kNumReservedRegisters;
76 }
77
78
73 int DwVfpRegister::ToAllocationIndex(DwVfpRegister reg) { 79 int DwVfpRegister::ToAllocationIndex(DwVfpRegister reg) {
74 DCHECK(!reg.is(kDoubleRegZero)); 80 DCHECK(!reg.is(kDoubleRegZero));
75 DCHECK(!reg.is(kScratchDoubleReg)); 81 DCHECK(!reg.is(kScratchDoubleReg));
76 if (reg.code() > kDoubleRegZero.code()) { 82 if (reg.code() > kDoubleRegZero.code()) {
77 return reg.code() - kNumReservedRegisters; 83 return reg.code() - kNumReservedRegisters;
78 } 84 }
79 return reg.code(); 85 return reg.code();
80 } 86 }
81 87
82 88
(...skipping 580 matching lines...) Expand 10 before | Expand all | Expand 10 after
663 if (icache_flush_mode != SKIP_ICACHE_FLUSH) { 669 if (icache_flush_mode != SKIP_ICACHE_FLUSH) {
664 CpuFeatures::FlushICache(pc, 4 * kInstrSize); 670 CpuFeatures::FlushICache(pc, 4 * kInstrSize);
665 } 671 }
666 } 672 }
667 } 673 }
668 674
669 675
670 } } // namespace v8::internal 676 } } // namespace v8::internal
671 677
672 #endif // V8_ARM_ASSEMBLER_ARM_INL_H_ 678 #endif // V8_ARM_ASSEMBLER_ARM_INL_H_
OLDNEW
« no previous file with comments | « src/arm/assembler-arm.h ('k') | src/arm64/assembler-arm64.h » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698