| Index: src/ic/arm/ic-arm.cc
|
| diff --git a/src/ic/arm/ic-arm.cc b/src/ic/arm/ic-arm.cc
|
| index a340580fca450c1df27390fb0e1200d84cde2dba..1b6cf72df172456529cbe04eeab81a465e419eb0 100644
|
| --- a/src/ic/arm/ic-arm.cc
|
| +++ b/src/ic/arm/ic-arm.cc
|
| @@ -639,48 +639,6 @@ void KeyedLoadIC::GenerateString(MacroAssembler* masm) {
|
| }
|
|
|
|
|
| -void KeyedLoadIC::GenerateIndexedInterceptor(MacroAssembler* masm) {
|
| - // Return address is in lr.
|
| - Label slow;
|
| -
|
| - Register receiver = LoadDescriptor::ReceiverRegister();
|
| - Register key = LoadDescriptor::NameRegister();
|
| - Register scratch1 = r3;
|
| - Register scratch2 = r4;
|
| - DCHECK(!scratch1.is(receiver) && !scratch1.is(key));
|
| - DCHECK(!scratch2.is(receiver) && !scratch2.is(key));
|
| -
|
| - // Check that the receiver isn't a smi.
|
| - __ JumpIfSmi(receiver, &slow);
|
| -
|
| - // Check that the key is an array index, that is Uint32.
|
| - __ NonNegativeSmiTst(key);
|
| - __ b(ne, &slow);
|
| -
|
| - // Get the map of the receiver.
|
| - __ ldr(scratch1, FieldMemOperand(receiver, HeapObject::kMapOffset));
|
| -
|
| - // Check that it has indexed interceptor and access checks
|
| - // are not enabled for this object.
|
| - __ ldrb(scratch2, FieldMemOperand(scratch1, Map::kBitFieldOffset));
|
| - __ and_(scratch2, scratch2, Operand(kSlowCaseBitFieldMask));
|
| - __ cmp(scratch2, Operand(1 << Map::kHasIndexedInterceptor));
|
| - __ b(ne, &slow);
|
| -
|
| - // Everything is fine, call runtime.
|
| - __ Push(receiver, key); // Receiver, key.
|
| -
|
| - // Perform tail call to the entry.
|
| - __ TailCallExternalReference(
|
| - ExternalReference(IC_Utility(kLoadElementWithInterceptor),
|
| - masm->isolate()),
|
| - 2, 1);
|
| -
|
| - __ bind(&slow);
|
| - GenerateMiss(masm);
|
| -}
|
| -
|
| -
|
| void KeyedStoreIC::GenerateMiss(MacroAssembler* masm) {
|
| // Push receiver, key and value for runtime call.
|
| __ Push(StoreDescriptor::ReceiverRegister(), StoreDescriptor::NameRegister(),
|
|
|