Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(108)

Side by Side Diff: test/cctest/test-disasm-x64.cc

Issue 53573004: Introduce orps for IA32/X64 (Closed) Base URL: git://github.com/v8/v8.git@upstream
Patch Set: Created 7 years, 1 month ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch
OLDNEW
1 // Copyright 2011 the V8 project authors. All rights reserved. 1 // Copyright 2011 the V8 project authors. All rights reserved.
2 // Redistribution and use in source and binary forms, with or without 2 // Redistribution and use in source and binary forms, with or without
3 // modification, are permitted provided that the following conditions are 3 // modification, are permitted provided that the following conditions are
4 // met: 4 // met:
5 // 5 //
6 // * Redistributions of source code must retain the above copyright 6 // * Redistributions of source code must retain the above copyright
7 // notice, this list of conditions and the following disclaimer. 7 // notice, this list of conditions and the following disclaimer.
8 // * Redistributions in binary form must reproduce the above 8 // * Redistributions in binary form must reproduce the above
9 // copyright notice, this list of conditions and the following 9 // copyright notice, this list of conditions and the following
10 // disclaimer in the documentation and/or other materials provided 10 // disclaimer in the documentation and/or other materials provided
(...skipping 325 matching lines...) Expand 10 before | Expand all | Expand 10 after
336 __ fwait(); 336 __ fwait();
337 __ nop(); 337 __ nop();
338 338
339 // SSE instruction 339 // SSE instruction
340 { 340 {
341 __ cvttss2si(rdx, Operand(rbx, rcx, times_4, 10000)); 341 __ cvttss2si(rdx, Operand(rbx, rcx, times_4, 10000));
342 __ cvttss2si(rdx, xmm1); 342 __ cvttss2si(rdx, xmm1);
343 __ movaps(xmm0, xmm1); 343 __ movaps(xmm0, xmm1);
344 344
345 __ andps(xmm0, xmm1); 345 __ andps(xmm0, xmm1);
346 __ orps(xmm0, xmm1);
347 __ xorps(xmm0, xmm1);
346 } 348 }
347 // SSE 2 instructions 349 // SSE 2 instructions
348 { 350 {
349 __ cvttsd2si(rdx, Operand(rbx, rcx, times_4, 10000)); 351 __ cvttsd2si(rdx, Operand(rbx, rcx, times_4, 10000));
350 __ cvttsd2si(rdx, xmm1); 352 __ cvttsd2si(rdx, xmm1);
351 __ cvttsd2siq(rdx, xmm1); 353 __ cvttsd2siq(rdx, xmm1);
352 __ movsd(xmm1, Operand(rbx, rcx, times_4, 10000)); 354 __ movsd(xmm1, Operand(rbx, rcx, times_4, 10000));
353 __ movsd(Operand(rbx, rcx, times_4, 10000), xmm1); 355 __ movsd(Operand(rbx, rcx, times_4, 10000), xmm1);
354 // 128 bit move instructions. 356 // 128 bit move instructions.
355 __ movdqa(xmm0, Operand(rbx, rcx, times_4, 10000)); 357 __ movdqa(xmm0, Operand(rbx, rcx, times_4, 10000));
(...skipping 51 matching lines...) Expand 10 before | Expand all | Expand 10 after
407 CHECK(code->IsCode()); 409 CHECK(code->IsCode());
408 #ifdef OBJECT_PRINT 410 #ifdef OBJECT_PRINT
409 Code::cast(code)->Print(); 411 Code::cast(code)->Print();
410 byte* begin = Code::cast(code)->instruction_start(); 412 byte* begin = Code::cast(code)->instruction_start();
411 byte* end = begin + Code::cast(code)->instruction_size(); 413 byte* end = begin + Code::cast(code)->instruction_size();
412 disasm::Disassembler::Disassemble(stdout, begin, end); 414 disasm::Disassembler::Disassemble(stdout, begin, end);
413 #endif 415 #endif
414 } 416 }
415 417
416 #undef __ 418 #undef __
OLDNEW
« src/ia32/lithium-codegen-ia32.cc ('K') | « test/cctest/test-disasm-ia32.cc ('k') | no next file » | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698