OLD | NEW |
1 ; This is a regression test that idiv and div operands are legalized | 1 ; This is a regression test that idiv and div operands are legalized |
2 ; (they cannot be constants and can only be reg/mem for x86). | 2 ; (they cannot be constants and can only be reg/mem for x86). |
3 | 3 |
4 ; RUN: %llvm2ice -O2 --verbose none %s | FileCheck %s | |
5 ; RUN: %llvm2ice -Om1 --verbose none %s | FileCheck %s | |
6 ; RUN: %llvm2ice -O2 --verbose none %s \ | 4 ; RUN: %llvm2ice -O2 --verbose none %s \ |
7 ; RUN: | llvm-mc -triple=i686-none-nacl -x86-asm-syntax=intel -filetype=obj | 5 ; RUN: | llvm-mc -triple=i686-none-nacl -x86-asm-syntax=intel -filetype=obj \ |
| 6 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s |
8 ; RUN: %llvm2ice -Om1 --verbose none %s \ | 7 ; RUN: %llvm2ice -Om1 --verbose none %s \ |
9 ; RUN: | llvm-mc -triple=i686-none-nacl -x86-asm-syntax=intel -filetype=obj | 8 ; RUN: | llvm-mc -triple=i686-none-nacl -x86-asm-syntax=intel -filetype=obj \ |
| 9 ; RUN: | llvm-objdump -d --symbolize -x86-asm-syntax=intel - | FileCheck %s |
10 ; RUN: %llvm2ice --verbose none %s | FileCheck --check-prefix=ERRORS %s | 10 ; RUN: %llvm2ice --verbose none %s | FileCheck --check-prefix=ERRORS %s |
11 ; RUN: %llvm2iceinsts %s | %szdiff %s | FileCheck --check-prefix=DUMP %s | 11 ; RUN: %llvm2iceinsts %s | %szdiff %s | FileCheck --check-prefix=DUMP %s |
12 ; RUN: %llvm2iceinsts --pnacl %s | %szdiff %s \ | 12 ; RUN: %llvm2iceinsts --pnacl %s | %szdiff %s \ |
13 ; RUN: | FileCheck --check-prefix=DUMP %s | 13 ; RUN: | FileCheck --check-prefix=DUMP %s |
14 | 14 |
15 define i32 @Sdiv_const8_b(i8 %a) { | 15 define i32 @Sdiv_const8_b(i8 %a) { |
16 ; CHECK-LABEL: Sdiv_const8_b | 16 ; CHECK-LABEL: Sdiv_const8_b |
17 entry: | 17 entry: |
18 %div = sdiv i8 %a, 12 | 18 %div = sdiv i8 %a, 12 |
19 ; CHECK: mov {{.*}}, 12 | 19 ; CHECK: mov {{.*}}, 12 |
(...skipping 43 matching lines...) Expand 10 before | Expand all | Expand 10 after Loading... |
63 ; CHECK-LABEL: Urem_const_b | 63 ; CHECK-LABEL: Urem_const_b |
64 entry: | 64 entry: |
65 %rem = urem i32 %a, 4567 | 65 %rem = urem i32 %a, 4567 |
66 ; CHECK: mov {{.*}}, 4567 | 66 ; CHECK: mov {{.*}}, 4567 |
67 ; CHECK-NOT: div 4567 | 67 ; CHECK-NOT: div 4567 |
68 ret i32 %rem | 68 ret i32 %rem |
69 } | 69 } |
70 | 70 |
71 ; ERRORS-NOT: ICE translation error | 71 ; ERRORS-NOT: ICE translation error |
72 ; DUMP-NOT: SZ | 72 ; DUMP-NOT: SZ |
OLD | NEW |