Chromium Code Reviews
chromiumcodereview-hr@appspot.gserviceaccount.com (chromiumcodereview-hr) | Please choose your nickname with Settings | Help | Chromium Project | Gerrit Changes | Sign out
(611)

Side by Side Diff: src/compiler/arm64/instruction-codes-arm64.h

Issue 500343002: [turbofan] Add backend support for load/store float32 values. (Closed) Base URL: https://v8.googlecode.com/svn/branches/bleeding_edge
Patch Set: REBASE Created 6 years, 3 months ago
Use n/p to move between diff chunks; N/P to move between comments. Draft comments are only viewable by you.
Jump to:
View unified diff | Download patch | Annotate | Revision Log
OLDNEW
1 // Copyright 2014 the V8 project authors. All rights reserved. 1 // Copyright 2014 the V8 project authors. All rights reserved.
2 // Use of this source code is governed by a BSD-style license that can be 2 // Use of this source code is governed by a BSD-style license that can be
3 // found in the LICENSE file. 3 // found in the LICENSE file.
4 4
5 #ifndef V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ 5 #ifndef V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_
6 #define V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ 6 #define V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_
7 7
8 namespace v8 { 8 namespace v8 {
9 namespace internal { 9 namespace internal {
10 namespace compiler { 10 namespace compiler {
(...skipping 50 matching lines...) Expand 10 before | Expand all | Expand 10 after
61 V(Arm64Float64Cmp) \ 61 V(Arm64Float64Cmp) \
62 V(Arm64Float64Add) \ 62 V(Arm64Float64Add) \
63 V(Arm64Float64Sub) \ 63 V(Arm64Float64Sub) \
64 V(Arm64Float64Mul) \ 64 V(Arm64Float64Mul) \
65 V(Arm64Float64Div) \ 65 V(Arm64Float64Div) \
66 V(Arm64Float64Mod) \ 66 V(Arm64Float64Mod) \
67 V(Arm64Float64ToInt32) \ 67 V(Arm64Float64ToInt32) \
68 V(Arm64Float64ToUint32) \ 68 V(Arm64Float64ToUint32) \
69 V(Arm64Int32ToFloat64) \ 69 V(Arm64Int32ToFloat64) \
70 V(Arm64Uint32ToFloat64) \ 70 V(Arm64Uint32ToFloat64) \
71 V(Arm64LdrS) \
72 V(Arm64StrS) \
71 V(Arm64LdrD) \ 73 V(Arm64LdrD) \
72 V(Arm64StrD) \ 74 V(Arm64StrD) \
73 V(Arm64Ldrb) \ 75 V(Arm64Ldrb) \
74 V(Arm64Ldrsb) \ 76 V(Arm64Ldrsb) \
75 V(Arm64Strb) \ 77 V(Arm64Strb) \
76 V(Arm64Ldrh) \ 78 V(Arm64Ldrh) \
77 V(Arm64Ldrsh) \ 79 V(Arm64Ldrsh) \
78 V(Arm64Strh) \ 80 V(Arm64Strh) \
79 V(Arm64LdrW) \ 81 V(Arm64LdrW) \
80 V(Arm64StrW) \ 82 V(Arm64StrW) \
(...skipping 17 matching lines...) Expand all
98 // MRR = [register + register] 100 // MRR = [register + register]
99 #define TARGET_ADDRESSING_MODE_LIST(V) \ 101 #define TARGET_ADDRESSING_MODE_LIST(V) \
100 V(MRI) /* [%r0 + K] */ \ 102 V(MRI) /* [%r0 + K] */ \
101 V(MRR) /* [%r0 + %r1] */ 103 V(MRR) /* [%r0 + %r1] */
102 104
103 } // namespace internal 105 } // namespace internal
104 } // namespace compiler 106 } // namespace compiler
105 } // namespace v8 107 } // namespace v8
106 108
107 #endif // V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_ 109 #endif // V8_COMPILER_ARM64_INSTRUCTION_CODES_ARM64_H_
OLDNEW
« no previous file with comments | « src/compiler/arm64/code-generator-arm64.cc ('k') | src/compiler/arm64/instruction-selector-arm64.cc » ('j') | no next file with comments »

Powered by Google App Engine
This is Rietveld 408576698